Parasitic Extraction with Metal Fill Effects Consideration in IC Design Flow to Improve Design Cycle

Abstract:

In integrated circuit (IC) fabrication, chemical-mechanical planarization (CMP) is a process used for achieving a uniformed surface on the wafer through a combination of chemical and mechanical effects. While CMP is the preferred planarization technique, the surface damage created is a major concern as it leads to performance degradation and yield loss. The severity of surface damage is dependent on the uniformity of metal density of the wafer. To overcome this problem, metal fill insertion is introduced to ensure uniformed metal density and minimal topological variation after the CMP process. However, metal fill insertion will contribute to parasitic effects changes on on-chip interconnect layers. Thus, it is crucial to be able to predict and estimate parasitic effects contributed by both neighboring nets and metal fill early in the design cycle to prevent over-designing and under-designing. This paper introduces a design flow which takes into account parasitic effects of metal fill early in the design cycle through metal fill emulation to provide a form of early fill effect modeling so that design engineers to not over-design or under-design. Experiments performed shows that parasitic extraction with emulated metal fill achieved accuracy with the largest difference of 21.2% compared to extraction performed on a test-design with router-based filler.

• Periodical: Advanced Materials Research (Volume 462)
• Pages: 98-102
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.462.98
• Online since: February 2012
• Authors: J Me Teh, Norlaili Binti Mohd Noh, Ee Lun Kwan
• Keywords: Design Flow, Design for Manufacturability, EDA, IC Fabrication, Metal Density, Metal Fill, Parasitic Capacitance

References

[1] M. Kamon, S. McCormick, and K. Shepard: Interconnect Parasitic Extraction in Digital IC Design Methodology, IEEE/ACM Int. Conf. Computer-Aided Design, p.223–230 (2009).

DOI: 10.1109/iccad.1999.810653

[2] A. Nieuwoudt, J. Kawa, and Y. Massoud: Crosstalk-Induced Delay, Noise, and Interconnect Planarization Implications of Fill Metal in Nanoscale Process Technologies, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 18, NO. 3 (2010).

DOI: 10.1109/tvlsi.2008.2010830

[3] K. Chow: The challenges and impact of parasitic extraction at 65 nm, " Quality Electronic Design, 2006. ISQED , 06. 7th International Symposium on , vol., no., p.6 pp. -702, 27-29 (2006).

DOI: 10.1109/isqed.2006.133

[4] L. Riviere-Cazaux, K. Lucas, and J. Fitch: Integration of design for manufacturability (DFM) practices in design flows, Quality of Electronic Design, 2005. ISQED 2005. Sixth International Symposium on, 21-23 March 2005, pp.102-106 (2005).

DOI: 10.1109/isqed.2005.66

[5] Z. Wang, L. Yin, S.H. Ng and P.L. Teo: Chemical Mechanical Planarization, Technology Review, Singapore Institute of Manufacturing Technology (2001).

[6] H. Xiang , K. -Y. Chao , R. Puri and M.D.F. Wong: Is your layout density verification exact?—A fast exact algorithm for density calculation,  Proc. ACM/IEEE Int. Symp. Phys. Des.,  p.19 (2007).

DOI: 10.1145/1231996.1232003

[7] S.H. Bae, S.M. Yang and D.H. Kim: Effects of Chemical Reaction on the Polishing Rate and Surface Planarity in Copper CMP, volume14 of Korea-Australia Rheology Journal, No. 2, pp.63-70 (2002).

[8] T.A. Ring, P. Feeney, D. Boldridge, J. Kasthurirangan, S. Li, and J.A. Dirkson: Brittle and Ductile Fracture Mechanics Analysis of Surface Damage Caused During CMP, Journal of The Electrochemical Society, 154 (3), (2007).

DOI: 10.1149/1.2426877

[9] X. Dong, I. Seo, and W. Kao: New Metal Fill Considerations for Nanometer Technologies, Proc. IEEE 6th Int. Conf. ASIC, p.802–805 (2005).

DOI: 10.1109/icasic.2005.1611449