Research of Design Technology of Reconfigurable Shift Unit Based on Multilevel Interconnection

Yang Su; Zi Bin Dai; Wei Li

doi:10.4028/www.scientific.net/AMR.466-467.1065

Paper Titles

The Study of Coalmine Safety Prediction Based on System Dynamics
p.1045

A Shape-Based Two-Stage Product Image Retrieval Method
p.1050

Research and Design of Front Located Hysteroscopy
p.1055

Modeling and Hovering Control of an Ducted-Fan UAV in Low Speed Crosswind
p.1060

Research of Design Technology of Reconfigurable Shift Unit Based on Multilevel Interconnection
p.1065

GPS Data Processing Models for Maritime Dynamic Precision Evaluation of Shipboard Tracking Equipments
p.1070

Design of Electromagnetic Heating Riveting Control System Based on DSP
p.1075

Passivity–Based Control of Photovoltaic Grid-Connected Inverter
p.1079

The Development of Automobile Body Control Module Simulation Testing System
p.1084

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 466-467Research of Design Technology of Reconfigurable...

Research of Design Technology of Reconfigurable Shift Unit Based on Multilevel Interconnection

Abstract:

Design proposal of reconfigurable shift unit based on multilevel interconnect barrel shifter is presented, which can support 8~32 bit wide and any variable length between 1 bit and 31 bit. Through adding expander circuit, the width of this unit can broaden to 8~128bit. The design has been realized using Altera’s FPGA and synthetized and optimized on Synopsys’s Design Compiler. The result proves that the maximum frequency can achieve 400MHz on 0.13µm CMOS technology.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 466-467)

Pages:

1065-1069

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.466-467.1065

Citation:

Cite this paper

Online since:

February 2012

Authors:

Yang Su, Zi Bin Dai, Wei Li

Keywords:

Barrel Shifter, Expander Circuit, Multi-Level Interconnection, Reconfigurable, Shift Unit

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Zeghid Medien, Mohsen Machhout, Design and Hardware Implementation of QoSS-AES Processor for Multimedia applications, TRANSACTIONS ON DATA PRIVACY 3(2010)43-64.

Google Scholar

[2] YU XUERONG, DAI ZIBIN, Design and Implementation of Reconfigurable Shift Unit, Information Security, 1008-0570(2007)02-3-0065-02.

Google Scholar

[3] Zeng RuiHuai, Zhong DongQin, The Research of Shifter of 16bit DSP Processor, 2006, http: /www. elecfans. com.

Google Scholar

[4] Ray C. C cheung, Wayne Luk, Peter Y.K. cheung, Reconfigurable Elliptic Curve Cryptosystems on a Chip, Design, Automation and Test in Europe. 2005, Proceedings, 1530-1591/05.

DOI: 10.1109/date.2005.254

Google Scholar

[5] M. Aqeel Iqbal, RFU Based Computational Unit Design For Reconfigurable Processors, World Academy of Science, Engineering and Technology 50 (2009).

Google Scholar

[6] Sumio Morioka and Akashi Satoh, A 10Gbps Full-AES Crypto Design with a Twisted-BDD S-Box Architecture, IBM Research, june 24, 2002, RT0473.

DOI: 10.1109/iccd.2002.1106754

Google Scholar