Multi-Resolution Analysis of Critical Dimension Line Edge Roughness

Article Preview

Abstract:

A representation method for line edge roughness (LER) parameters based on wavelet-analysis is proposed. Multi-resolution analysis is processed on both spatial features and frequency features of line edge. Different feature details are achieved with different analysis resolution. The features of line edge are able to be represented well by wavelet analysis. And an extraction method for contour line of LER is designed based on wavelet baseline. The experimental results show that more details of LER features are obtained by multi-resolution wavelet analysis. The method is feasible to estimate the nano-scale LER. Therefore, it is possible to reduce the processing errors of nano-scale manufacturing line.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 472-475)

Pages:

2436-2443

Citation:

Online since:

February 2012

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2012 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] ITRS[EB/OL], http://public.itrs.net ,(2004)

Google Scholar

[2] Hongbo Li, Xuezeng Zhao etc. Line-edge-roughness measurement of critical-dimensions in semiconductor fabrication industry. Journal of Harbin Institute of Technology. Vol. 5(2005): pp.674-678. In Chinese

Google Scholar

[3] Jangho Shin. Line-edge roughness study of next-generation lithography: Carbon nanotubes application to sub-hundred nanometer pattern metrology [D]. Doctor philosophy. University of Wisconsin-madison.2003: 12-16

Google Scholar

[4] http://www.semiconductorfabtech.com/journals/edition.18

Google Scholar

[5] Bryan et al, Effects Processing Parameter on Line Edge Roughness [A]. Advances in Resist Technology and Processing XX, Theodore H, Fedynyshyn, Editor, Proceedings of SPIE[C] Vol. 5039(2003): 384-392

DOI: 10.1117/12.483773

Google Scholar

[6] Odo Wunnicke et al, Surface properties and topography of 193nm resist after exposure and development [A]. Advances in Resist Technology and Processing XIX, Proceedings of SPIE [C] Vol.4690 (2002): 332-341

DOI: 10.1117/12.474231

Google Scholar

[7] Shiyi Xiong et al, Study of Gate Line Edge Roughness Effects in 50nm Bulk MOSFET Devices [A]. Metrology, Inspection, and Process Control for Microlithography XV, Proceedings of SPIE [C] Vol.4689(2002): 733-741

DOI: 10.1117/12.473517

Google Scholar

[8] G. P. Patsis et al, Roughness analysis of lithographically produced nanostructures: off line measurement, scaling analysis and Monte Carlo simulations [EB/OL]. http://cgi.di.uoa.gr.

Google Scholar