An Embedded Multicore Platform Exploration in Video Application Utilizing FPGA

Abstract:

Multi-processor is not a new technology, but with the development of modern silicon technology, it is possible to integrate multiple cores in a single chip package, which is called multicore processor. Whether in the desktop personal machine, or embedded applications, multicore processor has been a general trend, due to the requirement of high performance and design problems in single-core processor. Surrounded multi-screen provides a better sense of reality, which is widely used in the surveillance, military, exhibitions, and so on. With the advantages in parallel processing, multicore technology has an important practical significance and a broad prospect in these applications. In this paper, an exploration on multicore architecture is mainly focused on, from the perspectives of processing elements, memory hierarchy, and on-chip interconnection. A basic platform for multi-screen display is implemented on the Xilinx field programmable gate array (FPGA), and it illustrates that there is a 3.6 times higher performance than the corresponding single-core design, which provides a helpful guidance and revelation to further researches.

• Periodical: Advanced Materials Research (Volume 505)
• Pages: 329-337
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.505.329
• Online since: April 2012
• Authors: Chun Hua Xiao, Zhang Qin Huang, Da Li
• Keywords: Embedded Multicore, Field-Programmable Gate Array (FPGA), Video

References

[1] Geoffrey Blake, Ronald G. Dreslinski, and Trevor Mudge, "A Survey of Multicore Processors", IEEE Signal Processing Magazine, November 2009,pp.26-37. Digital Object Identifier.

DOI: 10.1109/MSP.2009.934110

[2] David Geer, "Chip Makers Turn to Multicore Processors", Published by the IEEEComputer Society, May 2005,pp:11-13.

[3] Ping Yin, Xiaohong Jiang, Jiaoying Shi and Ran Zhou, "Multi-screen Tiled Displayed, Parallel Rendering System for a Large Terrain Dataset", The International Journal of Virtual Reality, 2006, 5(4):47-54.

[4] TAN Tongde,WANG Xiaowei, ZHAO Xincan, SHI Qibo, "Research and Implementation of Parallel Rendering System Based on Multicore PC cluster", Journal of Computer Applications, Vol. 30 No. 7, July 2010, pp:1828-1831.

DOI: 10.3724/sp.j.1087.2010.01828

[5] Tyrone Tai-On Kwoky, Yu-Kwong Kwok, "On the Design of an SoPC Based Multi-Core Embedded System", International Conference on Complex, Intelligent and Software Intensive Systems, CISIS 2008, 4-7 March 2008, pp: 621 – 626.

DOI: 10.1109/cisis.2008.96

[6] (2010) Xilinx [Online]. Available: http://www.xilinx.com/univ/xupv5-lx110t.htm.

[7] Secchi, S., Meloni, P., Raffo, L., "Exploiting FPGAs for Technology-aware System-level Evaluation of Multi-core Architectures", 2010 IEEE International Symposium on."Performance Analysis of Systems & Software (ISPASS)", 28-30 March 2010, pp: 194 – 202.

DOI: 10.1109/ispass.2010.5452020

[8] Wayne Wolf, High Performance embedded Computing: Architectures, Applications, and Methodologies, china: Beijing, 2007.

[9] Max Domeika, "Software Development for Embedded Multi-core Systems A Practical Guide Using Embedded Intel Architecture", China: Beijing, 2010.

DOI: 10.1016/b978-0-7506-8539-9.00004-4

[10] Goodwin, D.; Rowen, C.; Martin, G., "Configurable Multi-Processor Platforms for Next Generation Embedded Systems", Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific, 23-26 Jan. 2007, pp: 744 – 746.

DOI: 10.1109/aspdac.2007.358076

[11] Lina J. Karam, Lsmail Alkamal, Alan Gatherer, Gene A.Frantz, David V. Andeson, and Brian L. Evans, "Trends in Multicore DSP Platform", IEEE Signal Processing Magzine, November 2009 pp:38-49. Digital Object Identifier.

DOI: 10.1109/MSP.2009.934113

[12] Rajeev Garg, Ali El-Moursy, Sandhya Dwarkadas, David H. Albonesi, Jude A. Rivers, and Viji Srinivasan "Cache Design Options for a Clustered Multithreaded Architecture Technical Report #866", available:ftp://ftp.cs.rochester.edu/pub/papers/systems/05.tr866.Cache_design_options_for_a_clustered_multithreaded_arch.pdf.

[13] Wm. A. Wulf and Sally A. McKee. Hitting the Memory Wall: Implications of the Obvious. SIGARCH Computer Architecture News, 23(1):20-24, 1995.

DOI: 10.1145/216585.216588

[14] R.Kumar, V.Zyuban and D.M. Tullsen: Interconnections in Multicore architectures: Understanding Mechanisms, Overheads and Scaling SIGARCH Computer Architecture, June (2005)

DOI: 10.1145/1080695.1070004

[15] (2010) Xilinx [Online]. Available: http://www.xilinx.com/tools/MicroBlaze.htm.