p.318
p.322
p.327
p.331
p.335
p.339
p.343
p.347
p.352
Design of Finite State Machine Based on VHDL
Abstract:
Different encoding scheme and method for process description of state machine are analyzed in detail, and the advantages and disadvantages of each are pointed out. The general state machine design method is given by a specific example program, according to the actual need, designers can choose different encoding scheme and method for process description to design.
Info:
Periodical:
Pages:
335-338
Citation:
Online since:
June 2012
Authors:
Keywords:
Price:
Сopyright:
© 2012 Trans Tech Publications Ltd. All Rights Reserved
Share:
Citation: