Design of Finite State Machine Based on VHDL

Article Preview

Abstract:

Different encoding scheme and method for process description of state machine are analyzed in detail, and the advantages and disadvantages of each are pointed out. The general state machine design method is given by a specific example program, according to the actual need, designers can choose different encoding scheme and method for process description to design.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

335-338

Citation:

Online since:

June 2012

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2012 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Wang Wei, Feng Zhe, Hou Li-gang, Wu Wu-chen. Process Antenna Effect Avoidance and Fixing in Deep-Submicron VLSI Physical Design [J]. Microelectronics & Computer, 2007: 24(8): 42- 48.

Google Scholar

[2] Hao Dong-yan, Zhang Ming, Zheng Wei. Low Power Design for VLSI [J]. Microelectronics & Computer, 2007: 24(6): 137-142.

Google Scholar

[3] LI-yun, Feng Yong-hao, Meng Tao. A controller design method based on VHDL Finite state machine [J]. Microcomputer Information, 2010: 26(5-1): 74-76.

Google Scholar

[4] Zhu Zheng-wei, He Bao-xiang, Liu Xun-fei. Digital logic design [M]. Tsinghua university press, 2006: p.248.

Google Scholar

[5] Ma Guang-cai, Hu Song, Yao Zong-bao. Simulation study of three encoding Moore state machine low-power design [J]. 2010: (01): 95-96.

Google Scholar

[6] Kong Xin, Wu Wu-chen, Hou Li-gang, Zhou Yi. Verilog Design and Optimization of FSMs [J]. Microelectronics & computer, 2010. 2, 27(02): 180-183.

Google Scholar

[7] Rafla Nader I, Davis Brett Lavoy. Study of finite state machine encoding styles for imple-mentation in FPGA[C]. Circuits and Systems, MWSCAS' 06, 49th IEEE Inter-national Midwest Symposium. Boise, 2006: 337-341.

DOI: 10.1109/mwscas.2006.382066

Google Scholar