Design of SoC Verification System Based on Multi-FPGA

Article Preview

Abstract:

As one of the most advanced research field, the problem of SoC (System on a Chip) design is getting more and more attention. With the promotion of its theory and technique, SoC verification turns to one of the most significant part in the procedure of realizing a usable integrated circuit. And verification using FPGA (Field Programmable Gate Array) which must obey a set of strict technological process is a kind of general way. With the growing complexity and integrated scale of SoC design, a single FPGA chip could hardly satisfy the verification requirement. Then the method of verification using multi-FPGA is taken and expresses some advantages in some respects. Multi-FPGA verification is still in the initial step situation and has a broad developing space. The architecture of multi-FPGA verification platform is given in this paper, as well as some related key technical problem and solutions.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 532-533)

Pages:

1110-1114

Citation:

Online since:

June 2012

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2012 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Han Xi; Li Zheying; Liu Yuansheng; Yin Shumei. A Different Multi-processors System Based on TFG Model, ICSDDP 2011, Volume: 2 , Feb. 2011, pp: 368 –371.

Google Scholar

[2] Li Zheying, et al; Design a SoC for Electronics Instrument with Embedded Technology, IEEE 7th ICEMI, 2005, Proc. Vol. 2, pp.21-24.

Google Scholar

[3] Zhao Hongzhi; Study of the Impact of Switch Service Performance on 2D Mesh Network on Chip And Its Improved Topology, ACTA ELECTRONICA SINICA. Feb 2009, Issue: 2, pp: 294 –298.

Google Scholar

[4] Altera, Configuration Handbook, Altera Corporation, 2008, pp.58-60; pp.83-86.

Google Scholar

[5] Wang Wei, Qiao Lin, Yang Guangwen, Tang Zhizhong; A Kind of Hierarchical Ring Interconnection Networks-on-Chip, Chinese Journal of Computers., Vol: 33 No. 2 Feb, 2010, pp.326-334.

DOI: 10.3724/sp.j.1016.2010.00326

Google Scholar