Researches on Channel Mismatch Effects in Time-Interleaved ADC System

Abstract:

The Time-Interleaved ADC（TIADC) is an effective method for implement ultra high-speed data acquisition. However, the errors of channel mismatch are seriously degrade the signal-to-noise ratio of the system, such as Time-skew error, Gain error and Offset error. This paper have done some researches and analysis, and given the modeling of the three channels mismatch. What's more, it also given a detailed analysis of error and the method of measure it, derived the formula of signal to noise and distortion ratio(SINAD) and spurious free dynamic range(SFDR). All of them provide a reference for the tolerance range of TIADC channel mismatch error. Meanwhile, the result of this paper has provided a theoretical basis for eliminating TIADC channel mismatch error.

• Periodical: Advanced Materials Research (Volumes 655-657)
• Pages: 978-983
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.655-657.978
• Online since: January 2013
• Authors: Hui Yong Sun, Peng Cao
• Keywords: Gain Error, Offset Error, Time-Interleaved, Time-Skew Error

References

[1] W.C. Black Jr and D.A. Hodgs, Time interleaved converter arrays, IEEE J. Solid-State Circuits, vol. SC-15, no. 6, pp.1022-1029, Dec. (1980).

DOI: 10.1109/jssc.1980.1051512

[2] S.M. Jamal,D. Fu,N.C.J. Chang P.J. Hurst, and S.H. Lewis, A 10b 120Msps time-interleaved analog-to-digital converter with digital background calibration, IEEE J. Solid-State Circuits, vol. 37, no. 12, pp.1618-1627, Dec. (2002).

DOI: 10.1109/jssc.2002.804327

[3] C. Vogel, The impact of combined channel mismatch effects in time-interleaved ADC, IEEE Trans. Instrum. Meas, vol. 54, no. 1, pp.415-427, Feb. (2005).

DOI: 10.1109/tim.2004.834046

[4] A.V. Oppenheim R.W. Schafer, and J.R. Buck, Discrete-Time Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, (1999).

[5] P. Bremaud, Mathematical Principles of Signal Processing: Fourier and Wavelet Analysis. New York: Springer-Verlag, 2002, pp.95-100.

[6] M. Yotsuyanagi,T. Etoh, and K. Hirata, A 10b 50MHz pipelined CMOS A/D converter with S/H, IEEE J. Solid-State Circuits, vol. 28, no. 3, pp.292-300, Mar. (1993).

DOI: 10.1109/4.209996

[7] Carson K.S. Pun, On the Design and Efficient Implementation of the Farrow Structure, IEEE Signal Processing Letters, vol. 10, no. 7, July. (2003).

[8] D. Fu,K.C. Dyer S.H. Lewis P.J. Hurst, A digital background calibration technique for time-interleaved analog-to-digital converters, IEEE J. Solid-State Circuits, vol. 33, no. 12, pp.1904-1911, Dec. (1998).

DOI: 10.1109/4.735530

[9] M. Looney, Advanced digital post-processing techniques enhance performance in time-interleaved adc systems, , Analog Dialogue 37-8, Aug. (2003).