Design and Implementation of Metric Multi-Core Functional Simulator

Yan Wang; Bi Ying Zhang; Zhong Chuan Fu; Wen Hu

doi:10.4028/www.scientific.net/AMR.659.169

Paper Titles

Red Blood Cell Image Extraction Based on Mathematical Morphology
p.149

Mariculture Zones Extraction Using NDWI and NDVI
p.153

A Method of Determining the Pose of Planar Target in Vision Detection System
p.156

Research of Maneuver Ship Meteorological Instrument Data Real-Time Acquisition and Processing System
p.162

Design and Implementation of Metric Multi-Core Functional Simulator
p.169

LBS Hybrid Encryption Scheme Based on IMSI Pseudonym
p.174

Comparison of Model Checking Tools
p.181

A Method of Micro-Blog Sentiment Analysis Based on PAD Model
p.186

Cyber Security Datasets Research
p.191

HomeAdvanced Materials ResearchAdvanced Materials Research Vol. 659Design and Implementation of Metric Multi-Core...

Design and Implementation of Metric Multi-Core Functional Simulator

Abstract:

To integrate the programming model and the executing model, the procedure is introduced into the design of multi-core micro-architecture, and the method-centric (Metric) multi-core architecture is proposed. A functional simulator for Metric multi-core architecture is designed and implemented. The simulator is implemented with the object-oriented programming methodology, and is composed of three groups of components: functional simulator, ISA emulator and auxiliary components. The experimental results show that the implemented simulator is effective and correct.

You might also be interested in these eBooks

Advanced Materials and Computer Science II

View Preview

Info:

Periodical:

Advanced Materials Research (Volume 659)

Pages:

169-173

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.659.169

Citation:

Cite this paper

Online since:

January 2013

Authors:

Yan Wang, Bi Ying Zhang, Zhong Chuan Fu, Wen Hu

Keywords:

Functional Simulator, Multi-Core, Programming Model

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Department of Computer Sciences, University of Texas: The Tera-op, Reliable, Intelligently adaptive Processing System. http: /www. cs. utexas. edu/~trips/ (2010).

Google Scholar

[2] Sankaralingam, K., Nagarajan, R., Mcdonald, R., et al.: Distributed Microarchitectural Protocols in the TRIPS Prototype Processor. In: 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-39), pp: 480-491. Orlando (2006).

DOI: 10.1109/micro.2006.19

Google Scholar

[3] University of Washington: WaveScalar. http: /wavescalar. cs. washington. edu/ (2010).

Google Scholar

[4] Swanson, S., Putnam, A., Mercaldi, M., et al.: Area-Performance Trade-offs in Tiled Dataflow Architectures. In 33rd International Symposium on Computer Architecture (ISCA '06), pp: 314-326. Washington, (2006).

DOI: 10.1109/isca.2006.10

Google Scholar

[5] Faculty of Science, University of Amsterdam: MultiProcessor System-on-Chip (MP-SoC) Design. http: /csa. science. uva. nl/research (2010).

Google Scholar

[6] Bell I., Hasasneh N., Jesshope C.: Supporting microthread scheduling and synchronisation in CMPs. International Journal of Parallel Programming, vol. 34, no. 4, pp.1-9. (2006).

DOI: 10.1007/s10766-006-0017-y

Google Scholar

[7] Fu Z., Gao Y., Li D., et al. Design and implementation of slice partition compilation algorithm for Metric multi-core. Journal of Harbin Institute of Technology, vol. 43, no. 7, pp.682-685, (2011).

Google Scholar