Study on the Application of FPGA in Magnetic Flux Leakage Acquisition System

Abstract:

Embedded CPU in traditional magnetic flux leakage detection system was used as the master controller. CPU is serial processor, which making it difficult to collect the large amounts of real-time data. While FPGA has the advantages of high integration, high speed processing, parallel processing. FPGA is applied to magnetic flux leakage acquisition system to solve data acquisition problem. It comes up with the designs of a multi-channel magnetic flux leakage signal selection control module, A/D conversion module and communication module in VHDL language on QuartusII. The experimental results show that each module of the magnetic flux leakage acquisition system based on FPGA can meet the requirements, and can correctly collect magnetic flux leakage signal, convert and transmit data. Design of FPGA-based is programmable in the field, magnetic flux leakage collection system can be flexibly designed for different occasions, and has independent intellectual property rights.

• Periodical: Advanced Materials Research (Volumes 694-697)
• Pages: 1354-1357
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.694-697.1354
• Online since: May 2013
• Authors: Ming Gang Chai, Xia Hai, Xun Wu Gong
• Keywords: Data Acquisition, Field-Programmable Gate Array (FPGA), Magnetic Flux Leakage (MFL), Multi-Channel, VHDL

References

[1] Lijian Yang, Qingbin Zhang, Songwei Gao, Xiaogang Wang. Journal of Shenyang University of Technology, Vol.30, No.4 (2008), p.453 (In Chinese)

[2] Nabaa G, Azizi N,and Najm F N.An adaptive FPGA architecture with process variation compensation and reduced leakage.Proc. of the 43rd Annual Conference on Design Automation,New York (2006), p.624

DOI: 10.1145/1146909.1147069

[3] Lodi A,Ciccarelli L,Loparco D,Canegallo R,and Guerrieri R. Low leakage design of LUT-based FPGAs.Proc.European Solid-State Circuits Conf., Grenoble (2005), p.153

DOI: 10.1109/esscir.2005.1541582

[4] Sedcole P and Cheung P Y K.Parametric yield in FPGAs due to withindie delay variations:A quantitative analysis. Proceedings of the 2007 ACM/SIGDA 15th International Symposium on Field Programmable Gate Arrays,New York (2007), pp.178-187

DOI: 10.1145/1216919.1216949

[5] Lysecky R and Vahid F.A study of the speedups and competitiveness of FPGA soft processor cores using Dynamic hardware/software partitioning. Proceeding of the conference on Design, Automation and Test in Europe, Paris (2005), p.18

DOI: 10.1109/date.2005.38