Research on the Performance of DSP Parallel System

Xiao Qun Sun; Qiang Wu; Xu Wen Li; Xin Zheng

doi:10.4028/www.scientific.net/AMR.718-720.2125

Paper Titles

Strong Stability for Weighted Sums of ρ^~-Mixing Random Variables
p.2103

A Weighted Naive Bayes Algorithm Based on the Attribute Order Reduction
p.2108

Gaussian-Geometric Moments and its Application in Feature Matching
p.2113

Design of the Security Component in Reconfigurable Network
p.2120

Research on the Performance of DSP Parallel System
p.2125

Image Interpolation Based on Level-Sets Motion with Artificial Speed Field
p.2131

The Extraction Research of Urban Road Information Based on the High Resolution QuickBird Image
p.2136

Research on the Band Selection Algorithm Based on Noise Evaluation of Hyperspectral Image
p.2142

Computer Subject Resources Construction Scheme in IOT Times
p.2146

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 718-720Research on the Performance of DSP Parallel System

Research on the Performance of DSP Parallel System

Abstract:

This paper introduces the performance metric of DSP parallel processing system and presents a model of coarse-grained speedup of DSP parallel processing structure. Quantitative research is done according to the system performance index and target program features. This study simulates and analyzes different communication protocols and different influences of different degrees of parallelism on the parallel processing structure performances. Optimization direction of parallel processing system is put forward.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 718-720)

Pages:

2125-2130

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.718-720.2125

Citation:

Cite this paper

Online since:

July 2013

Authors:

Xiao Qun Sun, Qiang Wu, Xu Wen Li, Xin Zheng

Keywords:

Communication Protocol, Parallel System Performance, Speedup Ratio

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] De Bo. Study of High Performance Computers Interconnection System. Graduate School of National Defense Science and Technology University. 2000:11-14.

Google Scholar

[2] Yang Xiaodong, Lu Song, Mou Shengmei,etc. Parallel Computer Architecture Technology and Analysis. Science Press, 2009:20-26.

Google Scholar

[3] Polg Wonopoutos C D, Banerjee U. Processor Allocation for Horizontal and Vertical Parallelism and Related Speed Bounds. IEEE Trar,s an Comp, 1987,36(4):410 -420.

DOI: 10.1109/tc.1987.1676923

Google Scholar

[4] Pan Yulin. Key Technologies Research Multi level Parallel and Distributed Real-time Simulation Platform. Graduate School of National Defense Science and Technology University. 2010: 45-50

Google Scholar