A GPU-Based Fault Simulator for Small-Delay Faults

Abstract:

In this paper, we explore the implementation of fault simulator for small-delay faults on Graphics Processing Unit (GPU). Nowadays the size of integrated circuit is getting smaller and smaller, the clock frequency has become faster and faster, which leads to the effects of small delay fault on chip and is also increasingly obvious. Small delay simulation has become highly important, it is directly related to the accuracy of product and its time to market. At the same time, small delay simulation is a very time consuming process, which requires constantly looking for ways to accelerate the simulation. In recent years, GPU has been used to accelerate the programs of intensive computation in many areas and has achieved very good results. Based on these two points, we consider combining the parallelism of small delay simulation with the high parallel computing ability of GPU to accelerate small delay simulation. Experimental results indicate that our approach is on average 42 when compared to the traditional fault simulation engine.

• Periodical: Advanced Materials Research (Volumes 753-755)
• Pages: 2235-2242
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.753-755.2235
• Online since: August 2013
• Authors: Ming Ming Peng, Ji Shun Kuang
• Keywords: Fault Simulation, Graphic Processing Unit (GPU), Simulation of Gate, Small Delay Fault

References

[1] Eun Sei Park and M. Ray Mercer, An efficient delay test generation system for combinational logic circuits, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 11, p.926–938, Jul. (1992).

DOI: 10.1109/43.144857

[2] Li Liu; Jishun Kuang; Huawei Li; , Small Delay Fault Simulation for Sequential Circuits, " Dependable Computing, 2009. PRDC , 09. 15th IEEE Pacific Rim International Symposium on , vol., no., pp.63-68, 16-18 Nov. (2009).

DOI: 10.1109/prdc.2009.18

[3] Yasuo Sato, Shuji Hamada, Toshiyuki Maeda, et al. Invisible delay quality-SDQM model lights up what could not be seen[C]. In Proc. International Test Conf., 2005, 926-938.

DOI: 10.1109/test.2005.1584088

[4] Huawei Li; Dawen Xu; Yinhe Han; Kwang-Ting Cheng; Xiaowei Li; , nGFSIM : A GPU-based fault simulator for 1-to-n detection and its applications, Test Conference (ITC), 2010 IEEE International , vol., no., pp.1-10, 2-4 Nov. (2010).

DOI: 10.1109/test.2010.5699235

[5] Alejandro Czutro, Nicolas Houarche, Piet Engelke, et al. A simulator of small-delay faults caused by resistive-open defects[C]. In Proc. 13th European Test Symp., 2008, 113-118.

DOI: 10.1109/ets.2008.19

[6] ZHOU Liang, KUANG Ji-shun, CAI Shuo. An Efficient Fault Simulation Method for Small-Delay Faults[J]. Journal of Chinese Computer Systems, 2011(Accepted).

[7] Pinto, C.; Raghav, S.; Marongiu, A.; Ruggiero, M.; Atienza, D.; Benini, L.; , GPGPU-Accelerated Parallel and Fast Simulation of Thousand-Core Platforms, Cluster, Cloud and Grid Computing (CCGrid), 2011 11th IEEE/ACM International Symposium on , vol., no., pp.53-62, 23-26 May (2011).

DOI: 10.1109/ccgrid.2011.64

[8] A. Czutro, N. Houarche P. Engelke et al, A simulator of small-delay faults caused by resistive-open defects, In Proc. 13th European Test Symp., pp.113-118, (2008).

DOI: 10.1109/ets.2008.19

[9] Hu Jin，Kuang Jishun，Liu Tieqiao. Novel fault simulator for small-delay faults[J]. Chinese Journal of scientific instrument.

[10] Wu En hua, Liu Youquan. General Purpose Computation on GPU[J]. Journal Of Computer-Aided Design& Computer Graphics.

[11] Chatterjee, D.; DeOrio, A.; Bertacco,V.;, GCS: High-performance gate-level simulation with GPGPUs, " Design, Automation & Test in Europe Conference & Exhibition, 2009. DATE , 09., vol., no., pp.1332-1337, 20-24 April (2009).

DOI: 10.1109/date.2009.5090871

[12] Narendra Devta-Prasanna, Sandeep Kumar Goel, Arun Gunda, et al. Accurate measurement of small delay defect coverage of test patterns[C]. International Test Conf., (2009).

DOI: 10.1109/test.2009.5355644

[13] Gulati,K.; Khatri, S.P.;, Towards acceleration of fault simulation using Graphics Processing Units, Design Automation Conference, 2008. DAC 2008. 45th ACM/IEEE , vol., no., pp.822-827, 8-13 June (2008).

DOI: 10.1145/1391469.1391679

[14] Chatterjee, D.; DeOrio, A.; Bertacco, V.;, Event-driven gate-level simulation with GP-GPUs, " Design Automation Conference, 2009. DAC , 09. 46th ACM/IEEE , vol., no., pp.557-562, 26-31 July (2009).

DOI: 10.1145/1629911.1630056