A 2.4 GHz Low Voltage Low Power Folded Down-Conversion Quadrature Mixer Design

Ming Li; Zhi Qun Li; Chen Jian Wu; Meng Zhang; Jia Cao; Zeng Qi Wang

doi:10.4028/www.scientific.net/AMR.760-762.526

Paper Titles

The Fiber Grating Signal Acquisition System Design Based on FPGA and USB Interface
p.507

Influence of Synchronous Jitter on GPS Receiving
p.511

Low Voltage Low Power Up-Conversion Mixer for Wireless Sensor Networks Node Application
p.516

A Fiber-Gating Intelligent Adaptive Alarm Algorithm Based on Wavelet Analysis
p.521

A 2.4 GHz Low Voltage Low Power Folded Down-Conversion Quadrature Mixer Design
p.526

A New Source Encoding Algorithm Based on Shannon Encoding
p.531

Improved Spectral Subtraction Speech Enhancement Algorithm
p.536

Research of Asynchronous Communication Based on the 1394 Bus Network
p.542

A 2.5GHZ-2.7GHz Unsymmetrical Doherty Power Amplifier with Digital Predistortion for LTE-Advanced Applications
p.546

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 760-762A 2.4 GHz Low Voltage Low Power Folded...

A 2.4 GHz Low Voltage Low Power Folded Down-Conversion Quadrature Mixer Design

Abstract:

This paper introduces a 2.4 GHz down-conversion quadrature mixer which applied in the Wireless Sensor Network (WSN). The mixer uses a folded structure which is modified based on the conventional Gilbert mixer. It is designed in 0.18μm RF CMOS process with a low supply voltage of 1V. The post-simulation results show that the mixer achieves a conversion gain (CG) of 9.0dB, the input 1dB compression point (IP_1dB) of-7.6dBm, the third-order input intercept point (IIP3) of 2.2dBm, and the single side-band (SSB) noise figure (NF) is 13.9dB. The mixer core consumes current about 1.2mA from a 1V power supply.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 760-762)

Pages:

526-530

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.760-762.526

Citation:

Cite this paper

Online since:

September 2013

Authors:

Ming Li, Zhi Qun Li, Chen Jian Wu, Meng Zhang, Jia Cao, Zeng Qi Wang

Keywords:

0.18μm RF CMOS, Folded Structure, Low Power, Low Voltage, WSN Application

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] B. Razhavi, RF Microelectronics [M], Prentice Hall PTR, (1997).

Google Scholar

[2] M. Krcmar, A Broadband Folded Gilbert-Cell CMOS Mixer [J], IEEE International Conference on Electronics, Circuits and Systems, PP. 820-824, Dec. (2007).

DOI: 10.1109/icecs.2007.4511117

Google Scholar

[3] Amin Shameli, Payam Heydari, Ultra-low Power RFIC Design Using Moderately Inverted MOSFETs: An Analytical/Experimental Study, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, (2006).

DOI: 10.1109/rfic.2006.1651193

Google Scholar

[4] K. -H. Liang, H. -Y. Chang, 0. 5–6 GHz low-voltage low-power mixer using a modiﬁed cascode topology in 0. 18µm CMOS technology [J], Microwaves, Antennas & Propagation, IET, 2011, Volume: 5, Issue: 2, PP. 167-174.

DOI: 10.1049/iet-map.2009.0292

Google Scholar

[5] V. Vidojkovic, Johan Van Der Tang, Arjan Leeuwenburgh et al., A Low-Voltage Folded-Switching Mixer in 0. 18µm CMOS [J], IEEE J. Solid-State Circuits, June 2005, vol. 40, no. 6, PP. 1259-1264.

DOI: 10.1109/jssc.2005.848034

Google Scholar

[6] Mahmoudi F. SalamaALAMA C.A.T., 8 GHz, 1 V, high linearity, low power CMOS active mixer, IEEE Radio Frequency Integrated Circuits (RFIC) Digest, 2004, PP. 401-404.

DOI: 10.1109/rfic.2004.1320635

Google Scholar

[7] Soul-Yu Chao, Ching-Yuan Yang, A 2. 4-GHz 0. 18-μm CMOS doubly balanced mixer with high linearity, VLSI Design, Automation and Test, 2008. VLSI-DAT 2008, PP. 247-250.

DOI: 10.1109/vdat.2008.4542459

Google Scholar