Implementation of a New LDPC Encoder for CCSDS Specification Based on FPGA

Zheng Zheng; Peng Zhang; Chang Yin Liu

doi:10.4028/www.scientific.net/AMR.816-817.981

Paper Titles

Study and Design on Electronic Cash System Security Architecture
p.962

Design of Intelligent Supervised System Based on Internet of Things
p.967

Application of Economic CNC System Based on PLC and Touch Screen
p.971

Design of 3-Dimensional Guidance Law of Missile Based on Discrete Sliding Mode
p.976

Implementation of a New LDPC Encoder for CCSDS Specification Based on FPGA
p.981

Unsteady Wake Effect on Film Cooled Rotating Blade
p.985

The Vertical Axis Wind Power Controller Design
p.989

A Method of Road-Edge Detection Based on Perception Dominance
p.993

Research on Neutral Grounding Reactance Allocation with MCR
p.997

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 816-817Implementation of a New LDPC Encoder for CCSDS...

Implementation of a New LDPC Encoder for CCSDS Specification Based on FPGA

Abstract:

A new Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) encoder based on type I Rotate-Left-Accumulator (RLA) circuits is designed for the Consultative Committee for Space Data Systems (CCSDS). The proposed encoder is serial-input and serial-output. It can reduce the power consumption and save memory resource. FPGA simulation shows its feasibility.

You might also be interested in these eBooks

Manufacturing Science and Technology (ICMST2013)

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 816-817)

Pages:

981-984

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.816-817.981

Citation:

Cite this paper

Online since:

September 2013

Authors:

Zheng Zheng, Peng Zhang, Chang Yin Liu

Keywords:

CCSDS, Encoder, Qc-LDPC, RLA

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] R. G. Gallager: Low density parity check codes, IRE Trans. Inf. Theory, vol. IT-8, no. 1 (1962), p.21–28.

DOI: 10.1109/tit.1962.1057683

Google Scholar

[2] D. J. C. MacKay and R. M. Neal: Near-Shannon-limit performance of low density parity check codes, Electron. Lett., vol. 32 (1996), p.1645–1646.

DOI: 10.1049/el:19961141

Google Scholar

[3] D. J. C. MacKay: Good error-correcting codes based on very sparse matrices, IEEE Trans. Inf. Theory, vol. 45, no. 3, (1999), p.399–432.

DOI: 10.1109/18.748992

Google Scholar

[4] Z. W. Li, L. Chen and L. Q. Zeng: IEEE Communications Society subject matter experts for publication in the IEEE GLOBECOM, (2005), p.1205–1208.

Google Scholar

[5] T. Tao, F. Fan and Y. Hu: FPGA design of LDPC encoding and decoding based on Digital Terrestrial Multimedia Broadcasting, University of Electronic Science and Technology of China (2009).

Google Scholar

[6] B. Chen, W. L. Zhu: LDPC encoding and decoding design based on Digital Terrestrial Multimedia Broadcasting, University of Electronic Science and Technology of China. (2008).

Google Scholar

[7] CCSDS 131. 1-O-2: Low Density Parity Check Codes for Use in Near-earth and Deep Space Applications[S]. (2007).

Google Scholar

[8] P. Zhang, C. Y. Liu and L. X. Jiang: Efficient encoding of QC-LDPC codes based on rotate- left-accumulator circuits, edited by Electron. Lett., in press.

DOI: 10.1049/el.2012.4342

Google Scholar