Design and Implementation of an Interpolation Processor for CNC Machining

Abstract:

As the demand for high speed and high precision machining increases, the fast and accurate real-time interpolation is necessary in modern computerized numerical control (CNC) systems. However, the complexity of the interpolation algorithm is an obstacle for the embedded processor to achieve high performance control. In this paper, a novel interpolation processor is designed to accelerate the real-time interpolation algorithm. The processor features an advanced parallel architecture, including a 3-stage instruction pipeline, very long instruction word (VLIW) support, and asynchronous instruction execution mechanism. The architecture is aimed for accelerating the computing-intensive tasks in CNC systems. A prototype platform was built using a low-cost field programmable gate array (FPGA) chip to implementation the processor. Experimental result has verified the design and showed the good computing performance of the proposed architecture.

• Periodical: Advanced Materials Research (Volume 819)
• Pages: 322-327
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.819.322
• Online since: September 2013
• Authors: Jing Chuan Dong, Taiyong Wang, Bo Li, Xian Wang, Zhe Liu
• Keywords: Computerized Numerical Control (CNC), Field-Programmable Gate Array (FPGA), Interpolation, Parallel Computing

References

[1] J.W. Jeon, Y.K. Kim, FPGA based acceleration and deceleration circuit for industrial robots and CNC machine tools, Mechatronics 12 (2002) 635–642.

DOI: 10.1016/s0957-4158(01)00012-5

[2] A. Jimeno, J.L. Sanchez, H. Mora, J. Mora, J.M. Garcia-Chamizo, FPGA-based tool path computation - an application for shoe last machining on CNC lathes, Comput. Ind. 57 (2006) 103-111.

DOI: 10.1016/j.compind.2005.05.004

[3] H.T. Yau, M.T. Lin, M.S. Tsai, Real-time NURBS interpolation using FPGA for high speed motion control, Comput. Aided Design 38 (2006) 1123-1133.

DOI: 10.1016/j.cad.2006.06.005

[4] R.A. Osornio-Rios, R.J. Romero-Troncoso, G. Herrera-Ruiz, R. Castaneda-Miranda, FPGA implementation of higher degree polynomial acceleration profiles for peak jerk reduction in servomotors, Robot. CIM-Int. Manuf. 25 (2009) 379-392.

DOI: 10.1016/j.rcim.2008.01.002

[5] L. Morales-Velazquez, R.J. Romero-Troncoso, R.A. Osornio-Rios, G. Herrera-Ruiz, E. Cabal-Yepez, Open-architecture system based on a reconfigurable hardware–software multi-agent platform for CNC machines, J. Syst. Architect. 56 (2010) 407-418.

DOI: 10.1016/j.sysarc.2010.04.009

[6] K. Erkorkmaz, Y. Altintas, High speed CNC system design. Part I: jerk limited trajectory generation and quintic spline interpolation, Int. J. Mach. Tool. Manu. 41(2001) 1323–1345.

DOI: 10.1016/s0890-6955(01)00002-5