Research on the High-Speed Data Acquisition System Based on Clock Distribution

Abstract:

In order to digitize the signal of high frequency or ultra-high frequency, clock distribution technology with the same frequency but different phase is utilized as a solution to this difficulty. The principles of high-speed analog-to-digit converter (ADC) by the lower rate ADC module, key technology and key module of the data acquisition systems are studied. From the aspects of system architecture, clock distribution module based on the AD9520, ADC module based on the AD9480 and data processing, the design method of ultra-high-speed ADC by clock distribution mode are explored. The results show that: driving many ADC modules with serial clocks of the same frequency but different phase in parallel to sample the same signal, the sampling frequency of the ADC system is the sum of each ADC sampling frequency. Four AD9480 modules are driven by four-way 250MHz clocks with phase fault 90°, respectively. And 1GHz samples per second can be attained, which is four times of the sampling frequency by monolithic AD9480.

• Periodical: Advanced Materials Research (Volumes 834-836)
• Pages: 1039-1046
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.834-836.1039
• Online since: October 2013
• Authors: Guo Zhong Yao*, Li Si Ai, Li Zhong Shen, Gui Yong Wang
• Keywords: AD9480, AD9520, ADC, Clock Distribution, Data Acquisition

References

[1] Zhang Yunpeng, Zhou Jun, Huang Chunming. High Speed Data Acquisition System Designed for Lidar. Computer Measurement & Control，vol. 14, no. 2(2006), pp.265-267.

[2] Yao Guozhong. Research on filtering Algorithm of Laser Signal in Foggy Traffic. Beijing: Beijing Institute of Technology, (2011).

[3] V. N. Vyukhin. Equivalent-time sampling and real-time digital oscillography interpolation. Optoelectronics, Instrumentation and Data Processing, vol. 44, no. 3(2008), pp.228-231.

DOI: 10.3103/s8756699008030059

[4] Analog Spotlight •Clocks & Oscillators. Clock Generators Ease System Design. Electronic Engineering Times(2009), p.6.

[5] Dimitrios Efstathiou. Design A System Clock-Distribution Strategy With Confidence. Electronic Design (Design Solution Analog)( 2006. 6), pp.61-65.

[6] Kiichi Niitsu, Vishal V. Kulkarni, Shinmo Kang et al. A 14-GHz AC-Coupled Clock Distribution Scheme With Phase Averaging Technique Using Single LC-VCO and Distributed Phase Interpolators. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 11(2011. 11), p.2058-(2066).

DOI: 10.1109/tvlsi.2010.2072794

[7] Analog Device. Datasheet, AD9520. pdf.

[8] Jie Wu, Yichao Ma, Jie Zhang, and Mingpu Xie. A Low-Jitter Synchronous Clock Distribution Scheme Using a DAC Based PLL. IEEE Transactions on Nuclear Science, vol. 57, no. 2(2010. 4), pp.289-294.

DOI: 10.1109/tns.2009.2037321

[9] Analog Device. Datasheet, AD9520. pdf.

[10] Lin Wu. Control Jitter and Interference During Clock Distribution. (Design Solution). Electronic Design, vol. 57, no. 21(2009. 10), pp.46-49.

[11] Hungwen Lu, Hsin-Wen Wang, Chauchin Su. Design of an All-Digital LVDS Driver. IEEE Transactions on Circuits and Systems—I: Regular Papers, vol. 56, no. 8(2009. 8), pp.1635-1644.

DOI: 10.1109/tcsi.2008.2008279

[12] Junsheng Lv, Hao Ju, Li Yuan. A high speed low jitter LVDS output driver for serial links. Analog Integr Circ Sig Process(2011. 5), pp.387-395.

DOI: 10.1007/s10470-011-9658-x