FPGA-Based Realization and Simulation of Tail-Biting Convolutional Coding and Decoding in TD-LTE System

Article Preview

Abstract:

This paper is based on the FPGA-based realization of tail-biting convolutional coding and decoding in LTE system, including simulation, synthesis and board-level verification on the Virtex-6 chip. Implementation results show that, the encoding and decoding algorithm applied to the TD-LTE RF conformance testing instrument has advantages of high efficiency and good reliability.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 926-930)

Pages:

1935-1938

Citation:

Online since:

May 2014

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] J. Shen, S.J. Suo, H.Y. Quan: 3GPP Long Term Evolution (LTE) Technology Principle and System Design (Ren Min University of Posts and Telecommunications Press, China 2008, pp.2-42).

Google Scholar

[2] Martin Roder, Raouf Hamzaoui: IEEE Trans Communications, Vol. 53 (2006), No. 3, pp.453-460.

Google Scholar

[3] Y.W. Xia: Verilog Digital System Design Tutorial (Beihang University Press, China 2008).

Google Scholar

[4] 3GPP TS 36. 211 v10. 0. 0: Multiplexing and Channel coding (Release 10). (2010).

Google Scholar

[5] Shao Rose Y, Lin Shu: IEEE Transactions on Communications, Vol. 51 (2003), No. 10, pp.1658-1665.

Google Scholar

[6] Y.B. Luo, X.W. Li. Study On Optical Communications, Vol. 3 (2010), pp.67-70.

Google Scholar

[7] F.T. Chen, X.W. Li, D. Wang, H.H. Wang, Y. Liu: Mobile Communication Receiver Design Theory and Implementation (Beijing Science Press, China (2011).

Google Scholar