A Review of Researches on Cache Coherence Protocols for Multi-Core Processor

Yong Hong Tian; Guang Jian Chen

doi:10.4028/www.scientific.net/AMR.933.740

Paper Titles

The Design of Flash Network Courseware
p.720

Study on the Mechanism of Industrial Cluster Promoting the Development of the Equipment Manufacturing Industry
p.723

Study on Application of Internet of Things in Express Delivery Services Industry
p.729

A Linearization Regression Method to Determine Life Data Distribution Type
p.734

A Review of Researches on Cache Coherence Protocols for Multi-Core Processor
p.740

Simulation of Manufacturing Production Line Based on Arena
p.744

Acquire Vibration Signals via Parallel EPP Protocol
p.749

The Application of Virtual Reality Technology in Teaching of Power Equipment Disassembling and Assembling
p.753

The Application of Fuzzy Comprehensive Evaluation Method in Mine
p.757

HomeAdvanced Materials ResearchAdvanced Materials Research Vol. 933A Review of Researches on Cache Coherence...

A Review of Researches on Cache Coherence Protocols for Multi-Core Processor

Abstract:

Multi-core processor parallels two or more computing core in a single processor to enhance computational capability. Plenty of former researches are focused on CMP (Chip multi-processor), the most typical structure of multi-core processor. Thus deign of cache coherence, in particular, is one of the primary problems beyond other researches about CMP. In this paper, cache coherence protocol of CMP is fully presented, along with its advantages and disadvantages. Finally, some edging issues of cache coherence protocols are addressed in this paper.

You might also be interested in these eBooks

Manufacture Engineering, Quality and Production System III

View Preview

Info:

Periodical:

Advanced Materials Research (Volume 933)

Pages:

740-743

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.933.740

Citation:

Cite this paper

Online since:

May 2014

Authors:

Yong Hong Tian*, Guang Jian Chen

Keywords:

Cache Coherence Protocol, CMP, Protocol Based on Directory, Snoopy Protocol

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] Li Hao, Xie Lunguo. Research Development of Optimization Technologyon Last Level Cache in Chip [J]. Journal of Computer Research and Development, 2012, 49 (Suppl) : 172-179.

Google Scholar

[2] Lv Zheng, Chen Hao, Chen Feng, eta1．Model checking MESIF Cache coherence protocol [J]. Computer Engineering and Applications, 2010, 46(17): 66-68.

Google Scholar

[3] Zhou Chuan. Research and Implementation of Dynamically Reconfigurable Cache Coherence Protocol for Many-core processors [D]. Shanghai: Shanghai JiaoTong University, (2013).

Google Scholar

[4] Yang Pengfei. Research on Cache coherence protocol for multi-core Environment [D]. Harbin: Harbin Engineering University, (2011).

Google Scholar

[5] HENNESSY J L, PATTERSON D A. Computer architecture: a quantitative app roach [M ]. Third Edition. Beijing: China Machine Press, (2002).

Google Scholar

[6] PATTERSON D A, HENNESSY J L. Computer organization and design[M ]. Boston, MA, USA: Elsevier, (2005).

Google Scholar

[7] J.L. Hennessy, D.A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, (2003).

Google Scholar

[8] J.A. Kahle, M.N. Day, H.P. Hofstee, C.R. Johns, T.R. Maeurer, and D. Shippy, Introduction the Cell multiprocessor, IBM journal of Research and Development, Vo1. 49, No. 4, pp.589-604, (2005).

DOI: 10.1147/rd.494.0589

Google Scholar