An Implementation of Wide-Range Digital Delay Locked Loop

Abstract:

This paper presents an all digital delay-locked loop (DLL) to achieve wide range operation, fast lock and process immunity. To keep track of any potential phase problem caused by environmental variations, a delay compensation mechanism is employed. Utilizing the delay compensation controller (DCC), the proposed DLL can overcome the false-lock problem in conventional designs. It is fast locking because the DLL’s initial state can be detected by the delay compensation controller and the initial large phase difference can be eliminated. The proposed DLL is implemented in a 0.13μm CMOS process. The experimental result shows that the chip could work in a wide frequency range from 10 MHz to 1 GHz, with less than 20 cycles lock-in time, 10-ps delay resolution, and 6.4 mW at 1 GHz power dissipation.

• Periodical: Advanced Materials Research (Volumes 945-949)
• Pages: 2226-2229
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.945-949.2226
• Online since: June 2014
• Authors: Duo Zhou*, Jin Yi Zhang, Bo Ye
• Keywords: All Digital Delay-Locked Loop, Delay Compensation Controller (DCC), Fast Lock, Wide-Range

References

[5] .

[6] This work Type Digital Digital Digital Technology.

13 µm.

18 µm.

13 µm Frequency 30 MHz-1 GHz 40-550 MHz 10 MHz-1 GHz VDD.

[1] 2 V.

[1] 8 V.

[1] 5 V Lock time ≤42 cycles 134~14 cycles 20~12 cycles Power.

[1] 5 mW(30 MHz).

[12] 6 mW(550 MHz).

[6] 4 mW(1 GHz) Conclusion A wide range fast-lock all digital delay locked loop is presented in this paper. A delay compensation circuit is used to detect PVT conditions after the tapped delay circuit is powered on, so that the series number of the shift register can be correctly preset and the large amount of phase difference is compensated. The DLL has fast settling time due to the effective delay compensation. The proposed technique has been implemented in a 0. 13 μm CMOS process. The DLL is jitter-immune and the power consumption is very low. Experimental results verify that this DLL is stable against process, voltage, and temperature variations. References.

DOI: 10.17760/d20002106

[1] G.W. Roberts, and M. Ali-Bakhshian, A brief introduction to time-to-digital and digital-to-time converters, IEEE Transactions on Circuits and Systems-II: Express Briefs. vol. 57, no. 3, Mar. 2010, pp.153-157.

DOI: 10.1109/tcsii.2010.2043382

[2] W. Liu, W. Li, P. Ren, C. Lin, S. Zhang, and Y. Wang, A PVT tolerant 10 to 500MHz all-digital phase-locked loop with coupled TDC and DCO, IEEE Journal of Solid-State Circuits. vol. 45, no. 2, Feb. 2010, pp.314-321.

DOI: 10.1109/jssc.2009.2038127

[3] W. -H. Chiu,Y. -H. Huang, and T. -H. Lin, A dynamic phase error compensation technique for fast-locking phase-locked loops, IEEE Journal of Solid-State Circuits. vol. 45, no. 6, Jun. 2010, pp.1137-1149.

DOI: 10.1109/jssc.2010.2046235

[4] B. Ye. A wide-range all digital DLL for multiphase clock generation, Microelectronics Journal. vol. 41, no. 7, Jun. 2010, pp.411-416.

DOI: 10.1016/j.mejo.2010.04.013

[5] L. Wang, L. Liu, and H. Chen, An implementation of fast-locking and wide-range 11-bit reversible SAR DLL, IEEE Transactions on Circuits and Systems-II: Express Briefs. vol. 57, no. 6, Jun. 2010, pp.421-425.

DOI: 10.1109/tcsii.2010.2048379

[6] R. -J. Yang and S. -I. Liu, A 40-550 MHz harmonic-free all-digital delay-locked loop using a variable SAR algorithm, IEEE Journal of Solid-State Circuits, vol. 42, no. 2.

DOI: 10.1109/jssc.2006.889381