p.918
p.923
p.927
p.932
p.936
p.940
p.946
p.951
p.957
The Stress Distribution and Influence of VDMOS Device Based on ANSYS
Abstract:
In this paper, the device of VDMOS packaged in a TO-220C power is acted as research object. ANSYS finite element software simulation is used to build the three dimension model, the software is also used to imitate the stress distribution under the frequency of 220Hz ~ 400Hz. The simulation result shows that the stress of the chip of corresponding to the empty space is bigger than the others as the increasing frequency on the boundary of bonding layer and the chip, which easily leads to micro deformation of the bonding layer and the micro crack of the chip. The value of stress effects by changing the bonding layer material and layer thickness, the simulation results show that the bigger heat conductivity coefficient and the thinner thickness of bonding layer is the smaller stress, Which the design of the bonding layer can be optimized. The results of the study provide the theoretical basis for the structural design of the device, founding the weakness of structure design, having guiding significance for improving the reliability of the device.
Info:
Periodical:
Pages:
936-939
Citation:
Online since:
July 2014
Authors:
Keywords:
Price:
Сopyright:
© 2014 Trans Tech Publications Ltd. All Rights Reserved
Share:
Citation: