FIR Sine Interpolation Algorithm Based on Pipeline and Parallel Technology

Article Preview

Abstract:

According to the problem that the existing data interpolation algorithm has low efficiency when handling high-speed data, this paper proposes a FPGA-based FIR sine interpolation algorithm based on pipeline and parallel technology. The algorithm not only reduces the critical path so that improve the system working clock effectively, but also increases the speed of data processing to improve the speed of interpolation process significantly. Finally, according to the experiment based on FPGA, the result shows that the proposed algorithm improves the speed of data interpolation process, and reduces the system power consumption effectively. It can realize the real-time interpolation process of high-speed or hyper-speed data stream.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 986-987)

Pages:

1422-1425

Citation:

Online since:

July 2014

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] Zhang Fangling, Jiang Defu, Gao Yang, Xue Dongwei. An Efficient Algorithm and Its FPGA Implemenation of Data Retention Interpolation. Modern Radar, 2013, 35(10): 62-66.

Google Scholar

[2] Merlino P, Abramo A. A Fully Pipelined Architecture for The LOCO-I Compression Algrithm [J]. IEEE Trans on Very Large Scale Integration(VLSI) Systems, 2009, 17(7) : 967-971.

DOI: 10.1109/tvlsi.2008.2009188

Google Scholar

[3] Li Yaobin, Zeng Xiangbin, Shen Chengwu. Fitting algorithm of sine wave based on interpolation of parabola. Computer Engineering and Design, 2009, 30(11): 2793-2796.

Google Scholar

[4] Polpo A, Pereira CAB. Reliability Nonparametric Bayesian Estimation in Parallel System[J] . IEEE Trans on Reliability, 2009, 58( 2) : 364-373.

DOI: 10.1109/tr.2009.2019493

Google Scholar

[5] Wang Fang, Wang Kun qi, Shi Chun yan, Wang peng. Study and Realization of Hardware Precision Interpolation Based on CPLD Motion Control System. ICMTMA, 2010, 471: 526-531.

DOI: 10.1109/icmtma.2010.471

Google Scholar

[6] Huang Xiaoyan, Feng Xi-an, Gao Tiande. Passive Sonar Signal Simulation of Multi- channels Based on FPGA Parallel Technology. Computer Measurement & Control, 2011, 19(4): 935-940.

Google Scholar

[7] Zhou Dapeng, He Guangpu, Chen Liming. Design of FIR Digital Filter Based on Improved DA and Pipeline. Coal Technology, 2012, 31(3): 33-35.

Google Scholar

[8] Gang Tan, Yutian Feng, Hui Shen. A Combined Interpolation Method for Waveform Reconstruction in Beacon Transmitter Detector. CCWMC, 2011, 8: 270-274.

DOI: 10.1049/cp.2011.0889

Google Scholar