Design of Three-Phase Reference Energy Meter Based on FPGA and ARM

Abstract:

Compared with the normal energy meters which use the integrated measurement chip as the key component, the three-phase reference energy meter based on FPGA and ARM possesses the advantages of high precision. And compared with the energy meters which use DSP as the key part, it has the advantages of small volume and multi-parameter measurement. The design method of three-phase reference energy meter integrating FPGA with ARM is presented in this paper. And the individual miniaturization design are discussed, the key parts during the realization are also discussed. After that, two kinds of electric energy metrological algorithm which are digital differential and instantaneous IV are introduced according to the characteristic of the system, and the advantages and disadvantages of them are compared. All this work will provide powerful foundation for the engineering applications of design method.

• Periodical: Advanced Materials Research (Volumes 986-987)
• Pages: 1804-1808
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.986-987.1804
• Online since: July 2014
• Authors: Xian Wei Wang*, Zheng Qian, Shuang Shu Tian, Yong Jie Qiu
• Keywords: ARM, FPGA, Metrological Algorithm, Reference Energy Meter

References

[1] Youshun Zhang, Jinggang Feng, in: Electric energy measurement basis, Beijing, China (2007), in press.

[2] W.G. Morsi: Electronic reactive energy meters' performance evaluation in environment contaminated with power quality disturbances, Electric Power Systems Research, vol. 84 (2012), p.202.

DOI: 10.1016/j.epsr.2011.11.018

[3] Ligong Zhou, in: SOPC Embedded system experiment tutorial, Beijing, China (2006), in press.

[4] Yonglin Lan, in: AC power measurement, Beijing, China (2011), in press.

[5] Naihong Zeng, in: The current status and future development of electronic energy meter, East China Electric Power, vol. 27 (2001), p.25.

[7] Zaosheng Lin, Shaohan Liu, in: FPGA chip design of Verilog, Wuhan, China (2008), in press.

[8] Jie Luo, in: The design of Verilog HDL and digital ASIC, Beijing, China (2006), in press.

[9] Jiekang Wu, Long Jun, Jixiang Wang: Electric parameters of digital differential algorithm based on fast and accurate estimation, Magazine of Relay, vol. 32 (2004), p.2.