SRT Division Based on Redundant Signed Number

Seon Kyoung Han; Yong Dae Kim; Young Gap You

doi:10.4028/www.scientific.net/KEM.277-279.337

Paper Titles

Use of Region-Oriented Segmentation in Coin Recognition
p.312

Virtual Reality Interface Using PDA for Street View Color Design
p.318

A Protein Structure Retrieval System Using 3D Edge Histogram
p.324

A Study on the Knowledge Community for Creating and Sharing Implicit Knowledge
p.331

SRT Division Based on Redundant Signed Number
p.337

Microarray Expression Analysis Using Seed-Based Clustering Method
p.343

Change Detection/Feature Extraction System Based on Remotely Sensed Imagery
p.349

Improvements in Real-Time Feature-Based License Plate Character Recognition
p.355

Web Image Classification Using an Optimized Feature Set
p.361

HomeKey Engineering MaterialsKey Engineering Materials Vols. 277-279SRT Division Based on Redundant Signed Number

SRT Division Based on Redundant Signed Number

Abstract:

SRT division schemes are presented based on a redundant number operand format aiming high speed operation. The proposed SRT division method based on a redundant binary adder (RBA) and one based on a recoded binary signed digit adder (RBSDA) show a 33% and 50% speed improvement, respectively. The time complexity of the proposed division based on redundant number is O(n); importantly, the redundant number based design is easy to implement due to its structural regularity.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Key Engineering Materials (Volumes 277-279)

Pages:

337-342

DOI:

https://doi.org/10.4028/www.scientific.net/KEM.277-279.337

Citation:

Cite this paper

Online since:

January 2005

Authors:

Seon Kyoung Han, Yong Dae Kim, Young Gap You

Keywords:

Non-Restoring Division, Redundant Number System, SRT Division

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] S. F. Oberman and M. J. Flynn, Division algorithms and implementations, IEEE Trans. Computers, vol. C-46, pp.833-854, (1997).

DOI: 10.1109/12.609274

Google Scholar

[2] I. Koren, Computer Arithmetic Algorithms, Prentice-Hall, (2002).

Google Scholar

[3] C. L. Wey and C. P. Wang, Design of a fast radix-4 SRT divider and its VLSI implementation, IEE Proc. Computers and Digital Techniques, vol. 146, pp.205-210, July (1999).

DOI: 10.1049/ip-cdt:19990524

Google Scholar

[4] B. Parhami, Carry-free addition of recoded binary signed-digit numbers, IEEE Trans. Computers, vol. 37, no. 11, pp.1470-1476, Nov. (1988).

DOI: 10.1109/12.8722

Google Scholar

[5] H. Makino, Y. Nakase, H. Suzuki, H. Morinaka, H. Shinohara and K. Mashiko, An 8. 8-ns 54×54-bit multiplier with high speed redundant binary architecture, IEEE J. Solid State Circuits, vol. 31, no. 6, pp.773-783, June (1996).

DOI: 10.1109/4.509863

Google Scholar

[6] H. Edamatsu, T. Taniguchi, T. Nishyama and S. Kuninobu, A 33MFLOPS floating point processor using redundant binary representation, Dig. Tech. Papers of 1988 ISSCC, pp.152-153, Feb. (1988).

DOI: 10.1109/isscc.1988.663676

Google Scholar

[7] M. Tonomura, High-speed digital circuit of discrete cosine transform, SP94-41, DSP94-66, Tech. Rep. IEICE Japan, pp.39-46, (1994).

Google Scholar