Physical Implementation and Manufacture of Adiabatic Flip-Flops for Micro Power Systems

Hong Li; Yu Zhang; Jian Ping Hu

doi:10.4028/www.scientific.net/KEM.460-461.724

Paper Titles

Crack Propagation Simulation for Epoxy Asphalt Concrete Pavement
p.698

6-DOF Motion System of Amphibious Vehicle Driving Simulator Motion Parameter Design Research
p.704

A Two-Stage Hybrid Heuristic for Vehicle Routing Problem with Fuzzy Demands
p.710

Quality Reliability Evaluation of the Miner Lamp Power Supply with Principal Component Analysis and Support Vector Machine
p.716

Physical Implementation and Manufacture of Adiabatic Flip-Flops for Micro Power Systems
p.724

Vibration Analysis for the Gate Rotor of the Single Screw Compressor Based on Wavelet Finite Element
p.730

A Novel Logistics Supplier Selection Model Based on BP
p.735

Novel Protocol Model Design of Wireless Sensor Real-Time Control Network
p.741

User Model of Personalized Search Engine for Product Design Based on Machine Learning
p.747

HomeKey Engineering MaterialsKey Engineering Materials Vols. 460-461Physical Implementation and Manufacture of...

Physical Implementation and Manufacture of Adiabatic Flip-Flops for Micro Power Systems

Abstract:

Flip-flops are main logic cells in digital systems, thus power-efficient designs are essential for micro systems, where ultra low-power hardware is demanded. This paper presents physical implementation and manufacture of adiabatic flip-flops based on CPAL (Complementary Pass-transistor Adiabatic Logic) circuits. The two mode-10 adiabatic counters based on four-phase and two-phase CPAL circuits have been implemented. For comparison, a conventional mode-10 counter using static CMOS circuits has also been embedded in a test chip. Full-custom layouts are drawn, and full parasitic extraction is done. The post-layout simulations are carried out using HSPICE. The chip has been fabricated with Chartered 0.35um process and tested.