Experiment on Non-Uniformity of Material Removal on Wafer Surface in Wafer CMP

Abstract:

Article Preview

In the manufacturing process of ultra large scale integrated circuits (ULSI), chemical mechanical polishing (CMP) has already become a practical and main planarization technology because of its global and local planarization ability. The non-uniformity of material removal on wafer surface is one of important indicators of surface precision in wafer CMP process. In this paper, According to the σ calculation method, the calculation equation of the non-uniformity of material removal was put forward. Then, the CMP experiments on the non-uniformity of material removal were conducted under different rotational speed on a CMP machine CP-4. The WaferCheck-7200 equipment, with the theory of non-contact capacitive thickness measurement, was used to detect the thickness of each point on silicon wafer surface. After calculation, the non-uniformity of material removal on the silicon surface was obtained under different polishing speed. The test results can provide some theoretical guide for further understanding the form mechanism of the non-uniformity of material removal and the material removal mechanism in wafer CMP.

Info:

Periodical:

Solid State Phenomena (Volume 175)

Edited by:

Xipeng Xu

Pages:

187-191

DOI:

10.4028/www.scientific.net/SSP.175.187

Citation:

J. X. Su et al., "Experiment on Non-Uniformity of Material Removal on Wafer Surface in Wafer CMP", Solid State Phenomena, Vol. 175, pp. 187-191, 2011

Online since:

June 2011

Export:

Price:

$35.00

[1] J.X. Su and et al.: Semiconductor Technology, Vol. 28 (10) (2003), pp.27-32.

[2] J.X. Su and et al.: Mater. Sci. Forum Vol. 471-472 (2004), pp.26-31.

[3] H. Hocheng and et al.: International Journal of Machine Tools & Manufacture Vol. 40 (11) (2000), pp.1651-1669.

[4] P.L. Tso and et al.: Journal of Materials Processing Technology Vol. 116(2-3) (2001), pp.194-200.

[5] J.F. Luo. Integrated Modeling of Chemical Mechanical Planarization/polishing (CMP) for Intergrated Circuit Fabrication: from Particle Scale to Die and Wafer Scales: (PhD thesis), University of California, Berkeley. (2003).

[6] V.H. Nguyen and et al.: Proceedings of the SAFE/IEEE workshop, Vol. 11 (2000), pp.107-111.

[7] Y.W. Zhao, L. Chang: Wear Vol. 252 (3-4) (2002), pp.220-226.

[8] F.A. Thomas and et al.: Thin Solid Films, Vol. 308-309 (1-4) (1997), pp.512-517.

In order to see related information, you need to Login.