A Cost-Effective Hardware Approach for Measuring Power Consumption of Modern Multi-Core Processors

Abstract:

Multiple processor cores are built within a chip by advanced VLSI technology. With the decreasing prices, multi-core processors are widely deployed in both server and desktop systems. The workload of multi-threaded applications could be separated to different cores by multiple threads, such that application threads can run concurrently to maximize overall execution speed of the applications. Moreover, for the green trend of computing nowadays, most of modern multi-core processors have a functionality of dynamic frequency turning. The power-level tuning techniques are based on Dynamic Voltage and Frequency Scaling (DVFS). In order to evaluate the performance of various power-saving approaches, an appropriate technique to measure the power consumption of multi-core processors is important. However, most of approaches estimate CPU power consumption only from CMOS power consumption data and CPU frequency. These approaches only estimate the dynamic power consumption of multi-core processors, the static power consumption is not be included. In this study, a hardware approach for the power consumption measurement of multi-core processors is proposed. Thus the power consumption of a CPU could be measured precisely, and the performance of CPU power-saving approaches can be evaluated well.

• Periodical: Applied Mechanics and Materials (Volumes 110-116)
• Pages: 4569-4573
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.110-116.4569
• Online since: October 2011
• Authors: Kuo Yi Chen, Fuh Gwo Chen, Jr Shian Chen
• Keywords: Dynamic Voltage, Frequency Scaling, Hardware Power Consumption Measuring, Multi-Core Processors

References

[1] K. Roy, et al., Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits, Proceedings of the IEEE, vol. 91, pp.305-327, (2003).

DOI: 10.1109/jproc.2002.808156

[2] A. Mahesri and V. Vardhan, Power consumption breakdown on a modern laptop, Power-Aware Computer Systems, pp.165-180, (2005).

DOI: 10.1007/11574859_12

[3] X. Zhou, et al., Improved light-load efficiency for synchronous rectifier voltage regulator module, Power Electronics, IEEE Transactions on, vol. 15, pp.826-834, (2000).

DOI: 10.1109/63.867671

[4] A. P. Chandrakasan and R. W. Brodersen, Minimizing power consumption in digital CMOS circuits, Proceedings of the IEEE, vol. 83, pp.498-523, (1995).

DOI: 10.1109/5.371964

[5] N. S. Kim, et al., Leakage current: Moore's law meets static power, Computer, vol. 36, pp.68-75, (2003).

[6] D. Liu and C. Svensson, Power consumption estimation in CMOS VLSI chips, Solid-State Circuits, IEEE Journal of, vol. 29, pp.663-670, (1994).

DOI: 10.1109/4.293111

[7] L. Corradini, et al., Parameter-Independent Time-Optimal Digital Control for Point-of-Load Converters, Power Electronics, IEEE Transactions on, vol. 24, pp.2235-2248, (2009).

DOI: 10.1109/tpel.2009.2022397

[8] Y. Panov and M. M. Jovanovic, Design considerations for 12-V/1. 5-V, 50-A voltage regulator modules, Power Electronics, IEEE Transactions on, vol. 16, pp.776-783, (2001).

DOI: 10.1109/63.974375

[9] M. Chin, Desktop CPU Power Survey, http: /www. silentpcreview. com/article313-page4. html, (2006).

[10] W. S. Wey and Y. C. Huang, CMOS delta-sigma true RMS converter, IEEE Journal of Solid-State Circuits, vol. 35, pp.248-257, (2000).

DOI: 10.1109/4.823450