A High Robust SRAM Bitcell under Optimum-Energy Supply Voltage

Abstract:

Simulation results illustrate that there is an optimum-energy supply voltage point (Vopt) for SoC. And these voltage points normally lie in weak sub-threshold or near-threshold region. Considering about the degraded robustness under this low supply voltage, structural change instead of the sizing change is considered in proposed design. Different from conventional 6T SRAM design, the trip point voltage of proposed design changes according to bit-line voltage values. In this way, its read margin is 45% greater than conventional 6T SRAM. The proposed bit-cell exhibits wide hysteresis effect, making the design less vulnerable to process variation. Its hold margin is 30.2% greater than conventional 6T SRAM. The optimum-energy supply voltage of proposed array (256×16) is 400 mV. At the same time, the power consumption at 400 mV decreases to 16% compared to that at 1200 mV.

• Periodical: Applied Mechanics and Materials (Volumes 121-126)
• Pages: 1332-1337
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.121-126.1332
• Online since: October 2011
• Authors: Na Bai, Rui Xing Li, Zhan Li Gong, Shou Biao Tan
• Keywords: Low Leakage Current, Optimum Energy-per-Operation, SRAM, Static Noise Margin (SNM)

References

[1] K. Tae-Hyoung, et al., Circuit techniques for ultra-low power subthreshold SRAMs, in Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on, 2008, pp.2574-2577.

DOI: 10.1109/iscas.2008.4541982

[2] E. Morifuji, et al., Supply and threshold-Voltage trends for scaled logic and SRAM MOSFETs, Electron Devices, IEEE Transactions on, vol. 53, pp.1427-1432, (2006).

DOI: 10.1109/ted.2006.874752

[3] L. Shien-Chun and C. Lih-Yih, A Sub-200-mV Voltage-Scalable SRAM With Tolerance of Access Failure by Self-Activated Bitline Sensing, Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 57, pp.440-445, (2010).

DOI: 10.1109/tcsii.2010.2048360

[4] L. Shien-Chun and C. Lih-Yih, A subthreshold SRAM cell with autonomous bitline-voltage clamping, in Next-Generation Electronics (ISNE), 2010 International Symposium on, 2010, pp.150-153.

DOI: 10.1109/isne.2010.5669177

[5] G. Chen, et al., Yield-Driven Near-Threshold SRAM Design, Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 18, pp.1590-1598, (2010).

DOI: 10.1109/tvlsi.2009.2025766

[6] F. Moradi, et al., Process variations in sub-threshold SRAM cells in 65nm CMOS, in Microelectronics (ICM), 2010 International Conference on, 2010, pp.371-374.

DOI: 10.1109/icm.2010.5696164

[7] A. Agarwal, et al., Process variation in embedded memories: failure analysis and variation aware architecture, Solid-State Circuits, IEEE Journal of, vol. 40, pp.1804-1814, (2005).

DOI: 10.1109/jssc.2005.852159

[8] N. Verma, et al., Nanometer MOSFET Variation in Minimum Energy Subthreshold Circuits, Electron Devices, IEEE Transactions on, vol. 55, pp.163-174, (2008).

DOI: 10.1109/ted.2007.911352

[9] K. Tae-Hyoung, et al., An 8T Subthreshold SRAM Cell Utilizing Reverse Short Channel Effect for Write Margin and Read Performance Improvement, " in Custom Integrated Circuits Conference, 2007. CICC , 07. IEEE, 2007, pp.241-244.

DOI: 10.1109/cicc.2007.4405723

[10] D. Markovic, et al., Ultralow-Power Design in Near-Threshold Region, Proceedings of the IEEE, vol. 98, pp.237-252, (2010).

[11] C. Ik Joon, et al., A 32kb 10T Subthreshold SRAM Array with Bit-Interleaving and Differential Read Scheme in 90nm CMOS, in Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, 2008, pp.388-622.

DOI: 10.1109/isscc.2008.4523220

[12] J.M. Rabaey, Digital Integrated circuits a design perspective, Second Edition, Prentice-Hall, (2003).