Four Instructions CPU

Hui Liu; Jian Fei Ouyang; Yuan Liu

doi:10.4028/www.scientific.net/AMM.198-199.1115

Paper Titles

Design of a Traffic Detection System Based on Laser and Piezoelectric Technologies
p.1093

A Bluetooth-Based Laser Pen Instruction-Aid System for Face-to-Face and Mobile Teaching
p.1099

A SEE Hardened Read-Out Circuit of EEPROM for Space Application
p.1105

Applied Research of Frequency Converter for Dust Removal System
p.1110

Four Instructions CPU
p.1115

The Research of In-Car Audio Entertainment Node Based on CAN
p.1121

Integrated Instrument of Ultra-High Speed Data Acquisition and Storage
p.1126

Study on the Control System of Dilution Water of Hydraulic Headbox
p.1132

Research on FDIR Technology of Satellite Avionics
p.1136

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 198-199Four Instructions CPU

Four Instructions CPU

Abstract:

This paper introduces using digital electronic technology of knowledge and logic devices designed a four instruction set of the microprocessor, this processor enable the operation of eight-bit binary number. Complete hardware and instruction set of microprocessor design, the microprocessor can add two unsigned eight-bit binary number, subtraction, multiplication and division functions.

You might also be interested in these eBooks

Applied Mechanics, Mechatronics Automation & System Simulation

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 198-199)

Pages:

1115-1120

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.198-199.1115

Citation:

Cite this paper

Online since:

September 2012

Authors:

Hui Liu, Jian Fei Ouyang, Yuan Liu

Keywords:

CPU, Hardware Systems, Instruction Set, Logic Chips, Microprocessor

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Advanced Micro Devices. Coming soon: The AMD fusion family of APUs Hou, Q., Zhou, K., Guo, B.: Debugging GPU stream programs through automatic dataflow recording and visualization. ACM Transactions on Graphics 153(5), 153: 1–153: 11 (2009).

DOI: 10.1145/1618452.1618499

Google Scholar

[2] Stuart, J.A., Owens, J.D.: Message passing on data-parallel architectures. In: Proceedings of the 23rd IEEE International Parallel and Distributed ProcessingSymposium (May 2009).

DOI: 10.1109/ipdps.2009.5161065

Google Scholar

[3] gramming guide (February 2010), http: /developer. nvidia. com/cu da.

Google Scholar

[4] http: /developer. download. nvidia. com/compu te/cu da/2 1/cudagdb/CUDA GDB UserManual. pdf.

Google Scholar

[5] Yaakob, W.F., et al.: System-on-a-Chip Approach for Industrial Robotic Controller Design. In: ICSE 2000 Proceedings (November 2000).

Google Scholar

[6] Keating, M., Bricaud, P.: Reuse Methodology Manual for System-on-a-Chip Designs. 3300 AH. Kluwer Academic Publishing Group, Dodrecht, Netherlands (2005).

Google Scholar

[7] Findenig, R., Priewasser, R., Eibensteiner, F., Pfaff, M.: Einsatz von EmbeddedLinux auf dem Leon3 am Beispiel eines Hexapod-Roboters. Tagungsband Austrochip2006, TU-Wien and FH-Technikum-Wien (October 2006).

Google Scholar

[8] Free Software Foundation, Inc.: GNU General Public License (December 2006), http: /www. gnu. org/copyleft/gpl. html.

Google Scholar

[9] embedded Configurable operating system (December 2006), http: /ecos. sourceware. org.

Google Scholar

[10] Gaisler Research AB: Gaisler Research Homepage (October 2006), http: /www. gaisler. com.

Google Scholar