Design of High-Speed Decoder for New High-Speed Bus

Abstract:

Article Preview

This paper presents a new type of high-speed error correction for the requirements of new high-Speed Bus. Use RS (255, 239). Not only optimization traditional algorithm, but also design bidirectional synchronous calculated adjoint form module, Fast B-M algorithm module. and full parallel Chien Search module. These design used in new high-Speed Bus, Larger than usual decoder designed to significantly shorten the critical path decoding, and achieve continuous decoding. In addition, this error correction system separated error detection and correction module modules, And after error detection module add intelligent control, which reduced the complexity and power consumption of equipment. The error correction system design for the requirements of the new bus which speed is above 400m / s.

Info:

Periodical:

Edited by:

Qi Luo

Pages:

958-962

DOI:

10.4028/www.scientific.net/AMM.20-23.958

Citation:

W. G. Zhang et al., "Design of High-Speed Decoder for New High-Speed Bus", Applied Mechanics and Materials, Vols. 20-23, pp. 958-962, 2010

Online since:

January 2010

Export:

Price:

$35.00

In order to see related information, you need to Login.

In order to see related information, you need to Login.