Design of DDS-Like Clock Generator Using Bidirectional Integration

Abstract:

In many applications such as digital communication systems, a reconfigurable clock is required to switch the desired frequency at necessary time. However, using the conventional direct digital frequency synthesizer (DDS) as a pulse or clock generator may cause jitter problems, therefore phase-interpolation approaches are used to generate a pulse or clock with correct time intervals. Focusing on design methodology, a high-precision DDS-like clock generator without phase accumulator and phase interpolation is proposed in this paper, which only uses the bidirectional integration on a single capacitor to directly achieve the clock output with correct time intervals. It also can avoid the impact on frequency error caused by the capacitance error. Therefore, the proposed DDS-like clock generator using bidirectional integration can provides a low-jitter and high-precision clock output, and it also has less hardware complexity.

• Periodical: Applied Mechanics and Materials (Volumes 284-287)
• Pages: 2627-2631
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.284-287.2627
• Online since: January 2013
• Authors: Hsin Chuan Chen
• Keywords: Bidirectional Integration, Capacitance Error, DDS, Phase Interpolation

References

[1] Dj.M. Maric, P.F. Meier and S.K. Estreicher: Mater. Sci. Forum Vol. 83-87 (1992), p.119.

[2] M.A. Green: High Efficiency Silicon Solar Cells (Trans Tech Publications, Switzerland 1987). G. N. Sung, S. C. Liao, J. M. Huang, Y. C. Lu, and C. C. Wang, All-digital frequency synthesizer using a flying adder, IEEE Transactions on Circuits and Systems II: Express Briefs 57 (2010).

DOI: 10.1109/tcsii.2010.2056011

[3] H. Nosaka, Y. Yamaguchi, and M. Muraguchi, A non-binary direct digital synthesizer with extended phase accumulator, IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control 48 (2001).

DOI: 10.1109/58.896142

[4] H. Nosaka, Y. Yamaguchi, A. Yamagishi, H. Fukuyama, and M. Muraguchi, A low-power direct digital synthesizer using a self-adjusting phase-interpolation technique, IEEE Journal of Solid-State Circuits 36 (2001).

DOI: 10.1109/4.938379

[5] A. Heiskanen, A. Mäntyniemi, and T. Rahkonen, A 30 MHz DDS clock generator with 8-bit, 130 ps delay generator and –50 dBc spurious levels, Proc. 27th European Solid-State Circuits Conference (2001).

DOI: 10.1109/iscas.2001.922315

[6] H. C. Chen, Design approach of a low-jitter DDS-like frequency synthesizer using mixed-mode signal processing, Proc. 2011 First International Conference on Robot, Vision and Signal Processing (2011).

DOI: 10.1109/rvsp.2011.23

[7] H. C. Chen, Low cost and low jitter DDS-like frequency synthesizer, Proc. 2007 IEEE International Conference on Electron Devices and Solid-State Circuits (2007), pp.897-900. Information on http: /www. weld. labs. gov. cn.

DOI: 10.1109/edssc.2007.4450270