FPGA Implement of Multi-Channel Real-Time Correlation Processing System

Xin Liu; Da Jun Sun; Ting Ting Teng; Yuan Tian

doi:10.4028/www.scientific.net/AMM.303-306.1925

Paper Titles

Thermal Resistance Analysis and Simulation of IGBT Module with High Power Density
p.1902

Integral Type Multi-Ramp for Single-Slope ADC
p.1908

Research on LLC DC-DC Transformer
p.1913

Research on Overvoltage of Parallel Capacitors in 500kv Substation and its Protection Parameters
p.1920

FPGA Implement of Multi-Channel Real-Time Correlation Processing System
p.1925

An Improved Cross-Layer Architecture for H.264/SVC Transmission over IEEE 802.11e Networks
p.1933

The Design of 3G Wireless Network Video Acquisition System Based on the DM6446
p.1939

A New Public Key Cryptographic Scheme
p.1944

Complex Network System Modeling and Optimization
p.1948

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 303-306FPGA Implement of Multi-Channel Real-Time...

FPGA Implement of Multi-Channel Real-Time Correlation Processing System

Abstract:

The traditional real-time correlation processing system in FPGA is implemented in parallel mode. It has disadvantages such as high FPGA resource-consuming, low efficiency and poor flexibility. A time-multiplexed processing architecture takes NIOS processor as system controller, connected with preprocessing module, sliding-correlation processor and memories by Avalon data bus. The transmission of large data block out of sliding-correlation processor employs DMA method for its controlling flexibility, the data transmission between computing units and memory units within the processor employs directly memory access to minimum time delay.

You might also be interested in these eBooks

Sensors, Measurement and Intelligent Materials

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 303-306)

Pages:

1925-1929

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.303-306.1925

Citation:

Cite this paper

Online since:

February 2013

Authors:

Xin Liu, Da Jun Sun, Ting Ting Teng, Yuan Tian

Keywords:

Field-Programmable Gate Array (FPGA), NIOS, Real-Time Signal Processing, Sliding-Correlation

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] XING Hongyan, TANG Juan. Analysis and survey of algorithms for time-delay estimation. Technical Acoustics. Vol. 27, 2008, pp.110-114. (In Chinese).

Google Scholar

[2] LI Xuemei, TAO Ran, WANG Yue. Summary of the Time Delay Estimation. Radar Science and Technology. Vol. 8, 2010, pp.362-370. (In Chinese).

Google Scholar

[3] Yu Min. Research on Long Range Utral Short Baseline System. Harbin Engineering University. 2005, pp.43-44. (In Chinese).

Google Scholar

[4] Liu Li, Hui Junying. An improved three-point-insert time delay estimation algorithm. Applied Acoustics. Vol. 18, 1999, pp.34-38. (In Chinese).

Google Scholar

[5] Altera Corp. FFT MegaCore Function User Guide. (2009).

Google Scholar