Integral Type Multi-Ramp for Single-Slope ADC

Nan Lyu; Ning Mei Yu; He Jiu Zhang

doi:10.4028/www.scientific.net/AMM.303-306.1908

Paper Titles

Design on Filter Parameters with Hybrid PSO Algorithm
p.1888

Research and Implement about Embedded Database System Base-on NAND Flash Memory
p.1892

Research on the High Voltage DC Grid-Connected Converter Based on Photovoltaic
p.1897

Thermal Resistance Analysis and Simulation of IGBT Module with High Power Density
p.1902

Integral Type Multi-Ramp for Single-Slope ADC
p.1908

Research on LLC DC-DC Transformer
p.1913

Research on Overvoltage of Parallel Capacitors in 500kv Substation and its Protection Parameters
p.1920

FPGA Implement of Multi-Channel Real-Time Correlation Processing System
p.1925

An Improved Cross-Layer Architecture for H.264/SVC Transmission over IEEE 802.11e Networks
p.1933

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 303-306Integral Type Multi-Ramp for Single-Slope ADC

Integral Type Multi-Ramp for Single-Slope ADC

Abstract:

This paper presents a integral type Multi-ramp architecture apply to MRSS ADC (Multiple-ramp single-slope ADC).On the one hand to improve the capacitance mismatch by change voltage reference, On the other hand to reduced the power consumption greatly. Implemented in the GSMC 180nm 2P4M CMOS process, in the power supply voltage of 1.8 V, 11-bit resolution, 10 MHZ sampling frequency, the result of max power consumption is 1.33mW of single unit .The DNL < 0.1LSB and max INL < 0.49LSB .The Multi-ramp achieved requirements for high speed and high accuracy MRSS ADC.