Implementation of CRC by Using FPGA in Data Communication

Abstract:

By introducing the basic principle of ordinary CRC algorithm, the paper develops an algorithm which can be used to analyze data communication structure and construct design process. At the same time, it can be quickly implemented in the data communication process. The algorithm uses Verilog HDL hardware description language to complete all the design on ISE development platform. And it uses Xilinxs development board Virtex-II Pro to achieve the final realization. Compared with traditional methods, the algorithm is simple and intuitive, which reduces computational the delays and saves space. It also benefits hardware implementation.

• Periodical: Applied Mechanics and Materials (Volumes 325-326)
• Pages: 1805-1808
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.325-326.1805
• Online since: June 2013
• Authors: Lie Wang, Yi Jie Wang
• Keywords: CRC, Fast Implementation, Field-Programmable Gate Array (FPGA), Verilog HDL

References

[1] Yuquan Chen. Implementation of a Parallel CRC Calculation in Modern Electronic Technology. (2005)

[2] Jinquan Chen, Shuguang Wang, Chengxue Yang. Realization of CRC Check Test System Based on FPGA. Electronic Technology.(2011)

[3] Jie Wang, Cheng Wang, Longhan Xie. Xilinx FPGA/CPLD Design Manual[M]. Beijing: Posts & Telecom Press.(2011)

[4] IEEE Standard for a High Performance Serial Bus (IEEE Std 1394-1995) [S]. Approved 12 December (1995)

[5] Campobello G, Patane G, Russo M. Parrallel CRC Realization [J]. IEEE Transactions on Computers. (2003)

DOI: 10.1109/tc.2003.1234528