Design of Dynamic Binary Circuits Based on Floating-Gate Technology

Xiao Hui Hu; Guo Qiang  Hang; Yang Yang; Xiao Hu  You

doi:10.4028/www.scientific.net/AMM.347-350.1323

Paper Titles

Modeling and Simulation of Tri-Pole HVDC Transmission System
p.1303

S-Transform-Based Classification of Converter Faults in HVDC System by Support Vector Machines
p.1308

Parameter Optimization of PI Controllers in Emergency Power Support
p.1313

An Integral Method to Improve PLL Performance under Unbalanced Electric Grid Conditions
p.1318

Design of Dynamic Binary Circuits Based on Floating-Gate Technology
p.1323

Signal Processing Circuit Design and Application for Infrared Optical System Based on FPGA
p.1328

Harmonic Transfer between Voltage Levels in AC Systems
p.1333

Simulation Modeling for HVDC on Improving the Stability of Weak AC System
p.1338

Harmonic Instability at Sending End of the Exceedingly Weak HVDC System
p.1343

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 347-350Design of Dynamic Binary Circuits Based on...

Design of Dynamic Binary Circuits Based on Floating-Gate Technology

Abstract:

The dynamic circuit technology can decrease the whole power consumption, and the Floating-gate technology can simplify the circuit structure, which will also decrease the area and power consumption of IC. Taking the advantages of both ,we propose a new dynamic binary circuit based on floating-gate technology. The HSPICE simulation results using TSMC 0.35μm double-polysilicon CMOS technology validate the correctness of the proposed approach, and the proposed circuits also have considerable simpler structures.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 347-350)

Pages:

1323-1327

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.347-350.1323

Citation:

Cite this paper

Online since:

August 2013

Authors:

Xiao Hui Hu, Guo Qiang Hang, Yang Yang, Xiao Hu You

Keywords:

Dynamic Circuits, FGMOS, Low Power Consumption

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Padilla-Cantoya, I. Low-Power High Parallel Load Resistance Current-Mode Grounded and Floating Capacitor Multiplier. IEEE transactions on Circuits and Systems : Express Briefs[C]. (2013).

DOI: 10.1109/tcsii.2012.2234923

Google Scholar

[2] Attaran, A., Moghavvemi, M. and Jamuar, S.S. FGMOS-based NMC-RC frequency compensation differential amplifier for low power low voltage applications. [C]. 2012 International Conference on Informatics, Electronics&Vision(ICIEV) . (2012).

DOI: 10.1109/iciev.2012.6317420

Google Scholar

[3] V. Friendman and S. Liu . Dynamic Logic CMOS Circuits. [J] . Solid-State Circuits, 1984: 19(2): 263－266.

DOI: 10.1109/jssc.1984.1052129

Google Scholar

[4] Yong jian WANG , Hong PENG , Zhi feng ZHANG and Zheng hao LIN. High-speed dynamic circuit design. [J]. Applications of IC, 2006: 21-24.

Google Scholar

[5] P. Hasler and T.S. Lande. Overview of floating-gate devices, circuits and systems. [C]. IEEE transaction on Ciruicts and Systems-П; Analog and Digital Signal Processing. 2001(48): 1-3.

DOI: 10.1109/tcsii.2001.913180

Google Scholar

[6] S. Vlassis and S. Siskos. Design of Voltage-Mode and Current-Mode computational Circuits Using Floating-Gate MOS Transistors. [C]. IEEE Transactions on Circuits and Systems, 2004: 51(2): 329-341.

DOI: 10.1109/tcsi.2003.822401

Google Scholar