Low-Power High-Modularity Architecture for 8-Point DCT Computation

Article Preview

Abstract:

In this paper, a low-power and high-modularity architecture for 8-point discrete cosine transform (DCT) computation is proposed. The coordinate rotation digital computer (CORDIC) based fast algorithm for DCT computation is derived using matrix decomposition. The sum-angle formula and double-angle formula is used to reduce the CORDIC types. Thus, a high-modularity DCT architecture is obtained by reusing the unique rotation angle CORDIC. The experimental results show that the proposed DCT architecture has lower power and higher modularity than other known architectures.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

1816-1819

Citation:

Online since:

August 2013

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] N. Ahmed, T. Natarajan, K. R. Rao, discrete cosine transform, IEEE Trans. Comput., vol. C-23, (1974) pp.90-94. Jan. (1974).

DOI: 10.1109/t-c.1974.223784

Google Scholar

[2] Shen-Fu Hsiao, Yu Hen Hu, Tso-Bing Juang, and Chung-Han Lee, Efficient VLSI Implementations of Fast Multiplierless Approximated DCT Using Parameterized Hardware Modules for Silicon Intellectual Property Design, IEEE Transactions On Circuits And Systems-I: Regular Papers , vol. 52, no. 8, Aug. (2005).

DOI: 10.1109/tcsi.2005.851709

Google Scholar

[3] Peng Chungan, Cao Xixin, Yu Dunshan, Zhang Xing, A 250MHz optimized distributed architecture of 2D 8x8 DCT, 7th International Conference on ASIC, p.189 – 192, Oct. (2007).

DOI: 10.1109/icasic.2007.4415599

Google Scholar

[4] Y. H. Hu and Z. Wu, An efficient CORDIC array structure for the implementation of discrete cosine transform, IEEE Trans. Signal Process., vol. 43, p.331–336, Jan. (1995).

DOI: 10.1109/78.365320

Google Scholar

[5] J. Chen and K. J. Ray Liu, A complete pipelined parallel CORDIC architecture for motion estimation, IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 6, p.653–660, Jun. (1998).

DOI: 10.1109/82.673651

Google Scholar

[6] S. Yu and E. E. Swartzlander Jr., A scaled DCT architecture with the CORDIC algorithm, IEEE Trans. Signal Process., vol. 50, no. 1, p.160–167, Jan. (2002).

DOI: 10.1109/78.972492

Google Scholar

[7] Z. Wu, J. Sha, Z. Wang, L. Li, M. Gao, An improved scaled DCT architecture, IEEE Transactions on Consumer Electronics, vol. 55-2, pp.685-689, May (2009).

DOI: 10.1109/tce.2009.5174440

Google Scholar

[8] H. Huang, T. Y. Sung, Y. S. Shieh, A Novel VLSI Linear Array for 2-D DCT/IDCT, 2010 3rd International Congress on Image and Signal Processing (CISP 2010), vol. 8, (2010) pp.3686-3690, Nov. (2010).

DOI: 10.1109/cisp.2010.5647650

Google Scholar