A Sigma-Delta Modulator System Design with 1-1-1 Mash Structure

Abstract:

This paper designs a three cascaded sigma-delta modulator with using mash structure. Analysis of gain coefficient of each module and simulate the modulator for the behavioral level. In 0.5μm CMOS process conditions, the input signal bandwidth is 20 kHz, oversampling rate is 256, SNR of the simulation model can get 100.5 dB, and accuracy is greater than 16 bit. Compared with other structures of the modulator, it has more stable and more dynamic range, so it can be applied to audio-frequency circuit.

• Periodical: Applied Mechanics and Materials (Volume 389)
• Pages: 568-572
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.389.568
• Online since: August 2013
• Authors: Ming Xin Song, Zhi Ming Wang, Yang Yang
• Keywords: 1-1-1 Mash Structure, ADC, Non-Ideal Factors

References

[1] G. Fischer and A.J. Davis, A MASH Modulator with Digital Correction for Amplifier Finite Gain Effects and C-Ratio Matching Errors, IEEE Circuit and System, Proceeding of the 40th Midwest Symposium, 1997: 221-224.

DOI: 10.1109/mwscas.1997.666073

[2] B.H. Leung, R. Neff, P. Gray, and R.W. Brodersen, Area-efficient multichannel oversampled PCM voice-band coder, IEEE J. Solid-State Circuits, vol. 23, pp., Dec. 1988: 1351~1357.

DOI: 10.1109/4.90031

[3] R. Schoofs, Michiel S.J. Steyaert, and Willy M.C. Sansen, A Design-Optimized Continuous-Time Delta-Sigma ADC for WLAN Applications, IEEE T. Circuits and Systems-I: Regular Papers, vol. 54, NO. 1, January 2007: 209~217.

DOI: 10.1109/tcsi.2006.887455

[4] C. Kayaetal. Polycide/metal capacitors for high precision A/D converters, in IEDM Tech. Dig. pp., Dec. 1988: 782~783.

[5] A. Yukawa, A CMOS 8-bit high speed A/D converter IC, IEEE J. Solid-State Circuits, vol. SC-20, pp., June 1985: 775~779.

DOI: 10.1109/jssc.1985.1052381

[6] R.S. Michiel, S.J. Steyaert and M.C. Sansen, A Design-Optimized Continuous-Time Delta-Sigma ADC for WLAN Applications, IEEE T. Circuits and Systems-I: Regular Papers, vol. 54, NO. 1, January 2007: 209~217.

DOI: 10.1109/tcsi.2006.887455

[7] Bernhard E. Boser, Bruce A. Wooley, The Design of Sigma-Delta Modulation Analog-to-Digital Converters, IEEE J. Solid-State Circuits, vol. 23, NO. 6, Dectmber 1988: 1298~1308.

DOI: 10.1109/4.90025

[8] Shahriar Rabii, and Bruce A. Wooley, A 1. 8V Digital-Audio Sigma-Delta Modulator in 0. 8µm CMOS, IEEE J. Solid-State Circuits, vol. 32, NO. 6, June 1997: 783~796.

DOI: 10.1109/4.585245

[9] Y.I. Park, S. Karthikeyan, W. M. Koe, etc., A 16-Bit, 5MHz Multi-Bit Sigma-Delta ADC Using Adaptively Randomized DWA, IEEE Custom Integrated Circuits Conference. 2003: 115~118.

DOI: 10.1109/cicc.2003.1249372

[10] M. Dessouky and A. Kaiser, A 1V 1mW digital-audio delta-sigma modulator with 88dB dynamic range using local switch bootstrapping, IEEE CICC, pp. May 2000, 13~16.

DOI: 10.1109/cicc.2000.852608

[11] J. Poh, A 1-bit fourth-order delta-sigma modulator with 83dB dynamic range, IEEE J. Solid-State Circuits, vol. 43, NO. 2, pp. Feb. 2008: 361~370.

DOI: 10.1109/jssc.2007.914266

[12] Liyuan Liu, Dongmei Li, Liangdong Chen, Yafei Ye and Zhihua Wang, A 1V 15-bit Audio ADC in 0. 18µm CMOS, IEEE J. Solid-State Circuits, 2011: 510~513.

DOI: 10.1109/asscc.2010.5716629