Effect of Double Sided Process Parameters in Lapping Silicon Wafer

Abstract:

Silicon wafer is widely used in semiconductor industries for development of sensors and integrated circuit in computer, cell phones and wide variety of other devices. Demand on the device performance requires flatter wafer surface, and less dimensional wafer variation. Prime silicon wafer is hard and brittle material. Due to its properties, double sided lapping machine with ceramic grinding agent were introduced for machining high quality standard silicon wafers. The main focus is the silicon wafer with high accuracy of flatness; to reduce total thickness variation, waviness and roughness. In this paper the lapping experiment and analysis showed that the double sided lapping machine is able to produce total thickness variation less than 10 um at controlled process parameters within short processing time. Machining using low mode method reduced the total thickness variation (TTV) value. The lapping load and speed directly reflected the performance and condition of final silicon wafer quality.

• Periodical: Applied Mechanics and Materials (Volume 393)
• Pages: 259-265
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.393.259
• Online since: September 2013
• Authors: Abdul Rahim Mahamad Sahab, Nor Hayati Saad, Amirul Abdul Rashid, Yusoff Noriah, Nassya Mohd Said, Ahmad Faiz Zubair, Ahmed Jaffar
• Keywords: Double Sided Lapping, Silicon Wafer, Surface Roughness (SR), Total Thickness Variation, Waviness

References

[1] Yuan-Cherng Chiou, Rong-Tsong Lee, Chang-Li Yau, A novel method of composite electroplating on lap in lapping process, International Journal of Machine Tools & Manufacture 47 (2007) 361-367.

DOI: 10.1016/j.ijmachtools.2006.03.003

[2] J.H. Liu, Z.J. Pei, Graham R. Fisher, Grinding Wheels for manufacturing of silicon wafers: A literature review, International Journal of Machine Tools & Manufacture 47 (2007) 1-13.

DOI: 10.1016/j.ijmachtools.2006.02.003

[3] W.J. Liu, Z.J. Pei, X.J. Xin, Finite element analysis for grinding and lapping of wire-sawn silicon wafer, Journal of Materials Processing Technology 129 (2002) 2-9.

DOI: 10.1016/s0924-0136(02)00565-4

[4] Z. C Li, Z.J. Pei, Graham R. Fisher, Simultaneous double side grinding of silicon wafers: a literature review, International Journal of Machine Tools & Manufacture 46 (2006) 1449-1458.

DOI: 10.1016/j.ijmachtools.2005.09.011

[5] P.S. Sreejith, G. Udupa, Y.B.M. Noor, B.K.A. Ngoi, Recent Advances in Machining of Silicon Wafers for Semiconductor Applications, International Advanced Manufacturing Technology 17 (2001) 157-162.

DOI: 10.1007/s001700170185

[6] Z.J. Pei, Graham R. Fisher, Milind Bhagavat, S. Kassir, A grinding-based manufacturing method for silicon wafers: an experimental investigation, International Journal of Machine Tools & Manufacture 45 (2005) 1140-1151.

DOI: 10.1016/j.ijmachtools.2004.12.006

[7] Z.J. Pei, Alan Strasbaugh, Fine grinding of silicon wafers, International Journal of Machine Tools & Manufacture 41(2001) 659-672.

DOI: 10.1016/s0890-6955(00)00101-2

[8] Nor Hayati Saad, Xueyong Wei, Carl Anthony, Hossein Ostadi, Raya Al-Dadah and Michael C.L. Ward, Impact of Manufacturing Variation on the Performance of Coupled Micro resonator Array for Mass Detection Sensor, Procedia Chemistry 1, 1 (2009).

DOI: 10.1016/j.proche.2009.07.207

[9] Xueyong Wei, Nor Hayati Saad, and Michael C.L. Ward , Analysis of manufacturing variation in a coupled microresonators array based on its designed values and measured eigenfrequencies, Micro & Nano Letters, 5, 5 (2010) 300-303.

DOI: 10.1049/mnl.2010.0084

[10] Nor Hayati Saad, Amirul Abd Rashid, Noriah Yusoff, Ahmad Faiz Zubair, Farrahshaida Salleh, Ahmed Jaffar, Assessing Level of MEMS Process Variation on Fabricated Micro Resonator Sensor Structure, 1st Joint Symposium on System-Integrated Intelligence: New Challenges for Product and Production Engineering, Hannover Germany (2012).

[11] Information on http: /www. processpecialties. com/siliconp. htm.