I/O Coherence Faulty Tolerance Method for Multi-Core Processor Based on Retry

Yu Feng Guo; Ming Zhang; Rui Gong

doi:10.4028/www.scientific.net/AMM.427-429.2830

Paper Titles

Research of Low-Energy Routing on Single-Lamp Monitoring of Airfield Lighting
p.2813

RFID Technology and Structure of Internet of Things
p.2818

Research and Design of Superscalar Pipeline Processor Based on CPLD Technology
p.2822

Research and Construction of Information Security Simulation Test Bed for Electric Power System
p.2826

I/O Coherence Faulty Tolerance Method for Multi-Core Processor Based on Retry
p.2830

Improved ADOPT Algorithm for the Problem of Multi-Robot Communication Failure
p.2834

Design and Implementation of the Relay Gateway Driver Software Based on AudioCode Chip
p.2838

Research and Development of IOT-Convergent Social Media Application towards Experiential Agriculture
p.2842

Research on the Marketing Mode of Searching Engine Based on E-Commerce Environment
p.2846

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 427-429I/O Coherence Faulty Tolerance Method for...

I/O Coherence Faulty Tolerance Method for Multi-Core Processor Based on Retry

Abstract:

I/O Consistency problem is one of the key issues which Multi-Cores Processor design must face. With increasing of core number and complicating of cache level, the probability of I/O coherence packets blocked would increase, which would decrease I/O system efficiency significantly. An I/O coherence maintaining method based on retransmission is proposed to improve reliability of the I/O coherence protocol. Experimental results demonstrate that this method can enhance the robustness of I/O coherence protocol effectively.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 427-429)

Pages:

2830-2833

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.427-429.2830

Citation:

Cite this paper

Online since:

September 2013

Authors:

Yu Feng Guo*, Ming Zhang, Rui Gong

Keywords:

Faulty Tolerance, I/O Coherence Protocol, Multi-Core Processor, Retry Engine

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] Mark Smotherman. A Sequencing-Based Taxonomy of I/O Systems and Review of Historical Machines[M]. San Francisco: Morgan Kaufmann Publishers Inc, 1989. 10-15.

Google Scholar

[2] Deng Rangyu, Chen Haiyan, et al. A parallel stream memory architecture for heterogeneous multi-core processor[J]. Chinese Journal of Electronics, 2009, 37(2): 312-317. (in Chinese).

DOI: 10.1109/iscc.2009.5202247

Google Scholar

[3] Goodman J. R. Cache consistency and Sequential Consistency[R]. SCI Committee, 1991. 1-4.

Google Scholar

[4] Strenstrom, P, A survey of cache coherence schemes for multiprocessors[J]. IEEE Computer 1990, 23(6): 12-24.

Google Scholar

[5] http: /www. cs. virginia. edu/stream/stream2.

Google Scholar

[6] Guo Yufeng, Li Qiong, Dou Qiang, Luo Li. An Adaptive Method for Maintaining I/O Data Coherence of Multi-Core Systems[J]. ACTA ELECTRONICA SINICA. 2011. 39(5).

Google Scholar

[7] Guo Yufeng, Dou Qiang. Novel Generalized Consistency Models Including I/O of Multi-Cores Processor. ACAI. (2012).

Google Scholar

[8] Yufeng Guo Li Luo Xiaobo Yan Ming Zhang. Research of Optimization Methods for Inter-Chips' I/O Coherence Processing in Many-Cores Processor. CSSS2011.

DOI: 10.1109/csss.2011.5973946

Google Scholar