A Computable Model for PCB Assembly Optimization Based on Polychromatic Sets

Article Preview

Abstract:

A modeling methodology is presented for printed circuit board(PCB) assembly optimization based on polychromatic sets(PS) theory. A computable model framework with hierarchical structure includes three layers, which are set layer(SL), logic layer(LL) and numerical layer(NL). Based on the hierarchical model and the mapping relationship among each layer, a computable model is formulated to describe the PCB assembly optimization problem in multiple PCB assembly tasks and multiple machines. The computable model not only involves various computation parameters, complicate constraint relationships such as process constraints, resource constraints and so on in PCB assembly optimization, but also describes the shortage of component, machine failure, order change and other uncertain factors. The optimization problems of PCB assembly in low-volume environment and multiple tasks can be solved efficiently.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

173-176

Citation:

Online since:

December 2013

Authors:

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Du X, et al. Component Placement Process 0ptimization for Chip Shooter Machine Based on Genetic Algorithm. Xi'an Jiaotong University Xuebao, Vol. 42(2008), pp.295-299.

Google Scholar

[2] Ho W, Ji P. A genetic algorithm approach to optimizing component placement and retrieval sequence for chip shooter machines. International Journal of Advanced Manufacturing Technology, Vol. 28(2006), pp.556-560.

DOI: 10.1007/s00170-004-2390-2

Google Scholar

[3] Ammons, JC, Carlyle M, et al. Component allocation to balance workload in printed circuit card assembly systems. IIE Transactions, Vol. 29, Vol. 4(1997), pp.265-275.

DOI: 10.1080/07408179708966333

Google Scholar

[4] Lapierre SD, Debargis L, Soumis F. Balancing printed circuit board assembly line systems. International Journal of Production Research, Vol. 38(2000), pp.3899-3911.

DOI: 10.1080/00207540050176076

Google Scholar

[5] Ellis KP, Bhoja, S. Optimization of the assignment of circuit cards to assembly lines in electronics assembly, International Journal of Production Research, Vol. 40(2002), pp.2609-2631.

DOI: 10.1080/00207540210135604

Google Scholar