Introduction of some Error-Tolerating Codes

Jun Hong Li; Jian Jun Xie; Xiang Liu

doi:10.4028/www.scientific.net/AMM.48-49.641

Paper Titles

Intelligent Dynamic Roughness Identification Model in Grinding
p.621

Intelligent Learning Ant Colony Algorithm
p.625

Intelligent Plant Design of Complex Landform Long Distance Pipeline Transport of Iron Concentrate
p.632

Intelligent Techniques in Teaching Science of Artificial Immune System
p.637

Introduction of some Error-Tolerating Codes
p.641

Inventor in the Virtual Product Design
p.645

Key Technology Research on Intelligent CAPP System of Automatic Machine Process
p.649

Large Deformation and Discontinuous Yield Analysis of Rotating Disks by Abaqus Softwares
p.656

Location and Measurement of Acupoints on Head-Model Based on Structured-Light Scanning
p.660

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 48-49Introduction of some Error-Tolerating Codes

Introduction of some Error-Tolerating Codes

Abstract:

Error-Tolerating Codes (ETC) is an important concept in the fields of reliability of computer. It is an efficient and economical approach, which uses few hardware, but improves the reliability of information in computer significantly. In this paper, some general Error-Tolerating Codes are presented and some examples will present to illustrate them.

You might also be interested in these eBooks

Measuring Technology and Mechatronics Automation

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 48-49)

Pages:

641-644

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.48-49.641

Citation:

Cite this paper

Online since:

February 2011

Authors:

Jun Hong Li, Jian Jun Xie, Xiang Liu

Keywords:

CRC Code, Error-Tolerating Code, Parity Code

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Robert J. Mceliece. The Theory of Information and Coding, 2nd ed. Cambridge University Press, (2003).

Google Scholar

[2] Kolarik, V.; Mir, S.; Lubaszewski, M.; Courtois, B.; , Analog checkers with absolute and relative tolerances, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , vol. 14, no. 5, pp.607-612, May (1995).

DOI: 10.1109/43.384424

Google Scholar

[3] Vasquez, D.; Rueda, A.; Huertas, J.L., A practical implementation of fault-tolerant switched-capacitor circuits, Circuits and Systems, 1991, IEEE International Sympoisum, vol., no., pp.1565-1568 vol. 3, 11-14 Jun (1991).

DOI: 10.1109/iscas.1991.176676

Google Scholar

[4] Sarah J. Johnson. Iterative Error Correction: Turbo, Low-Density Parity-Check and Repeat-Accumulate Codes, Cambridge University Press, (2009).

DOI: 10.1017/cbo9780511809354.003

Google Scholar

[5] Frederic P. Miller, Agnes F. Vandome, John McBrewster. Cyclic Redundancy Check: Computation of CRC, Mathematics of CRC, Error detection and correction, Alphascript Publishing, (2009).

Google Scholar

[6] Matsubara, T.; Koga, Y., A proposal for error-tolerating codes, Fault-Tolerant Computing, 1993. FTCS-23. Digest of Papers., The Twenty-Third International Symposium on , vol., no., pp.130-136, 22-24 Jun (1993).

DOI: 10.1109/ftcs.1993.627315

Google Scholar