A High Resolution Single Slope ADC with Low Operation Speed for Uncooled Infrared Focal Plane Array

Article Preview

Abstract:

Due to the advantages of the uncooled infrared focal plane array (UIFPA), it is widely used in various fields. To achieve more vivid image, the dimensions of infrared focal plane array need to be enlarged. Hence the high speed analog to digital converter (ADC) integrated on-chip needs to obtain the digital infrared imaging signal. We propose a new single slope ADC with half-period counter and two ramp generators to realize the high resolution digitizing, which can operate at much lower speed. The operation speed of this proposed single slope ADC can be decreased to the 25% of the conventional structure while the static characteristics are still good.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

4551-4554

Citation:

Online since:

February 2014

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] Sang Gu Kang, Doo Hyung Woo, Hee Chul Lee. Infrared focal plane array readout integrated circuit with on-chip 14bit A/D converter. Proc. of SPIE, 2004, 5223: 287-295.

DOI: 10.1109/cicc.2004.1358804

Google Scholar

[2] Yun Zhou, Jian lv, Luxia Wang, et al. A novel read-out IC allowing microbolometers to operate with high frame rate. Proc. of SPIE, 2012, 841922: 1-6.

DOI: 10.1117/12.974558

Google Scholar

[3] M.F. Snoeij, A.J.P. Theuwissen and J.H. Huijsing. A 1. 8V 3. 2μW Comparator for Use in a CMOS Imager Column-Level Single-Slope ADC. IEEE International Solid-State Circuits Conference, 2005, 6162-6165.

DOI: 10.1109/iscas.2005.1466047

Google Scholar

[4] Seogheon Ham , Yonghee Lee. CMOS Image Sensor with Analog Gamma Correction using Nonlinear Single-Slope ADC. ISCAS 2006, 3578-3581.

DOI: 10.1109/iscas.2006.1693400

Google Scholar

[5] Martijn F. Snoeij, Albert J. P. Theuwissen. et al. A CMOS Imager With Column-Level ADC Using Dynamic Column Fixed-Pattern Noise Reduction. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, vol. 41, NO. 12: 3007-3015.

DOI: 10.1109/jssc.2006.884866

Google Scholar

[6] Jimin Cheon, Gunhee Han. Noise Analysis and Simulation Method for a Single-Slope ADC With CDS in a CMOS Image Sensor. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS: REGULAR PAPERS, 2008, vol. 55, NO. 10: 2980-2987.

DOI: 10.1109/tcsi.2008.923434

Google Scholar

[7] Seunghyun Lim, Jeonghwan Lee, et al. A High-Speed CMOS Image Sensor with Column-Parallel Two-Step Single-Slope ADCs. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, vol. 56, NO. 3: 393-398.

DOI: 10.1109/ted.2008.2011846

Google Scholar