An Effective Cell Spreading Method for Force-Directed Global Placement

Abstract:

Force-directed placement method for large scale integration physical design is a very effective and fast method to spread the cell uniformly in the placement region. But this kind of method also create large amount of cell overlap in initial placement. In this paper, we present an effective method to cope with cell spreading and add additional force without damaging the wire length. It mainly takes the following method: Firstly, in the prior period of iteration n we keep limit the cell moving distance using a rectangle structure .Because the prior iteration play a decisive role in the final placement quality. Secondly, after the cell relative order determined we can use a new method to compute the weight of additional force to accelerate converge. Thirdly, a strategy called iterative local refinement is added in the well-distributed placement to further reduce the total wire length.

• Periodical: Applied Mechanics and Materials (Volumes 519-520)
• Pages: 911-918
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.519-520.911
• Online since: February 2014
• Authors: Xin Min Ma*, Xu Qian, Wen Chao Gao
• Keywords: CAD, Cell Spreading, Force-Directed Placement, VSLI

References

[1] T. Taghavi, X. Yang, and B. K. Choi, Dragon2005: Large-scale mixedsize placement toll, inProc. IEEE/ACM Int. Conf. Comput. -Aided Des. Nov. 2005, p.212–217.

[2] J. A. Roy, S. N. Adya, D. A. Papa, and I. L. Markov, Min-cut floorplacement, IEEE Trans. Comput. -Aided Des. Integr. Circuits Syst. vol. 25, no. 7, p.1313–1326, Jul. (2006).

DOI: 10.1109/tcad.2005.855969

[3] P. Spindler, U. Schlichtmann, and F. M. Johannes, Kraftwerk2: A fast force-directed quadratic placement approach using an accurate net model, IEEE Trans. Comput. -Aided Des. Integr. Circuits Syst., vol. 27, no. 8, p.1389–1411, Aug. (2008).

DOI: 10.1109/tcad.2008.925783

[4] Natarajan Viswanathan and Min Pan and Chris Chu, FastPlace: An Efficient Multilevel Force-Directed Placement Algorithm, Modern Circuit Placement: Best Practices and Results, Springer, pages 193-228, Ocotober, (2007).

DOI: 10.1007/978-0-387-68739-1_8

[5] Y. W. Chang, Z. W. Jiang, and T. C. Chen, Essential issues in analytical placement algorithms, IPSJ Trans. Syst. LSI Des. Methodol. vol. 2, p.145–166, Aug. (2009).

DOI: 10.2197/ipsjtsldm.2.145

[6] Jianli Chen and Wenxing Zhu An Analytical Placer for VLSI Standard Cell Placement,. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 31, No. 8, August (2012).

DOI: 10.1109/tcad.2012.2190289

[7] T. C. Chen, Z. W. Jiang, T. C. Hsu, H. C. Chen, and Y. W. Chang, NTUplace3: An analytical placer for large-scale mixed-size design with preplaced blocks and density constraints, IEEE Trans. Comput. -Aided Des. Integr. Circuits Syst., vol. 27, no. 7, p.1228–1240, Jul. (2008).

DOI: 10.1109/tcad.2008.923063