The Design of the Permanent Magnet Vacuum Circuit Breaker Control System Based on SOPC

Article Preview

Abstract:

This paper analyzes the instantaneous value of the three-phase circuit measurements of various parameters and the key issues to be addressed , to design a new type of intelligent SOPC based on a permanent magnet vacuum circuit breaker control system. FPGA-based NIOS II as the main processor , the more traditional micro-controller with a higher data processing speed and strong expansion capability to effectively meet the electricity system fast data processing capability and high real-time requirements . And with a powerful FPGA logic functions to achieve internal switch control section and the hardware of the control program , than the direct control of the processor using software implemented with higher reliability and noise immunity . The intelligent control system hardware to EP2C35F672C6 core processor,mainly for failure to protect the real-time data acquisition and processing and circuit breakers,real-time display of current or fault line running information, the intelligent controller to achieve two-way communication with the PC function , via the bus system to reach remote remote adjustment, the purpose of the remote control , making the performance of intelligent controller is enhanced to meet the requirements of the distribution system , which provides protection for the safe operation of power system reliability .

You might also be interested in these eBooks

Info:

Periodical:

Pages:

1036-1042

Citation:

Online since:

February 2014

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] Fang Yuhan.Iintelligent Control of Permanent Magnetic Actuator for Vacuum Circuit Breaker [D].Master's Degree Thesis of Southwest Jiaotong University.2013:1-2.

Google Scholar

[2] WANG Xianbing,FEI Shumin,etc.Control and Communication Design of Low Voltage Permanent Magnet Vacuum Circuit Breaker [J].Low Voltage Apparatus.2013(9):17-22.

Google Scholar

[3] Xia Yuwen, Huang Ran,etc.Verilog SOPC Senior Experimental Course [M]. BeiJing:Beijing University of Aeronautics and Astronautics Press,(2009).

Google Scholar

[4] Zhou ligong,etc.SOPC embedded system tutorial [M]. BeiJing:Beijing University of Aeronautics and Astronautics Press,(2006).

Google Scholar

[5] Zemin Cai,Chuliang Wei,Ye Yuan.An efficient method for electric meter readings automatic location and recognition[J].Science Direct Procedia Engineering 23 (2011): 565-571.

DOI: 10.1016/j.proeng.2011.11.2548

Google Scholar

[6] W.G. Morsi. Electronic reactive energy meters' performance evaluation in environment contaminated with power quality disturbances[J]. Electric Power Systems Research 84 (2012): 201-205.

DOI: 10.1016/j.epsr.2011.11.018

Google Scholar

[7] Arghya Sarkar, S. Sengupta. Design and implementation of a low cost fault tolerant three phase energy meter[J]. Science Direct Measurement 41 (2008): 1014–1025.

DOI: 10.1016/j.measurement.2008.02.001

Google Scholar

[8] Li Nianqiang. Data collection technology and system design [M]. BeiJing:Machinery Industry Press,(2009).

Google Scholar

[9] T. Saegusal, Y. Suzuki, et al., Digital phase meter using relative counting A/D conversion system, IEEE Trans. on Instrumentation and Measurements, IM-27(4)(1978).

DOI: 10.1109/tim.1978.4314736

Google Scholar

[10] Ma Jianguo, Meng Yuan. FPGA modern digital system design [M]. BeiJing:Tsinghua University Press,(2010).

Google Scholar

[11] Luo Jie. Verilog HDL and digital ASIC design basis [M]. Wuhan:Huazhong University of Science and Technology Press,(2008).

Google Scholar

[12] Lin Zhaosheng,Liu shaohan. Verilog FPGA chip design [M]. BeiJing:Beijing University of Aeronautics and Astronautics Press,(2006).

Google Scholar