Signal Integrity Analysis of High-Speed Differential Vias

Article Preview

Abstract:

In modern electronic systems, data rate is keeping increase, and Gbps becomes common, designing for reliable signal integrity becomes more and more important. In the high speed borad/package design, discontinuities are big concerns of signal integrity. A variety of sources lead to discontinuities and every source ought to be carefully treated. The signal via is one source of discontinuity that should not be overlooked. Vias can add jitter and reduce eye openings that can cause data misinterpretation by the receiver. This paper detail the antipad, pad and excess via stub effect on the vias. In each case, the impedance mismatch at the via transition can be minimized by optimizing a few parameters such as antipad radius, pad radius and excess via stub. The impacts of these parameters are investigated with the help for a full-wave 3D electromagnetic simulator.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

754-759

Citation:

Online since:

April 2014

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] Zhang J, Chen Q B, Yang Z, et al. Physics-based via model development and verification[C]/Electromagnetic Compatibility (APEMC), 2010 Asia-Pacific Symposium on. IEEE, 2010: 1043-1046.

DOI: 10.1109/apemc.2010.5475507

Google Scholar

[2] Chang R W Y, See K Y, Chua E K. Comprehensive analysis of the impact of via design on high-speed signal integrity[C]/Electronics Packaging Technology Conference, 2007. EPTC 2007. 9th. IEEE, 2007: 262-266.

DOI: 10.1109/eptc.2007.4469746

Google Scholar

[3] Wang T, Harrington R F, Mautz J R. Quasi-static analysis of a microstrip via through a hole in a ground plane[J]. Microwave Theory and Techniques, IEEE Transactions on, 1988, 36(6): 1008-1013.

DOI: 10.1109/22.3626

Google Scholar

[4] Kim J, Kim J, Rotaru M D, et al. Via and reference discontinuity impact on high-speed signal integrity[C]/Electromagnetic Compatibility, 2004. EMC 2004. 2004 InternationalSymposium on. IEEE, 2004, 2: 583-587.

DOI: 10.1109/isemc.2004.1349863

Google Scholar

[5] Pak J S, Aoyagi M, Kikuchi K, et al. Band-stop filter effect of power/ground plane on through-hole signal via in multilayer PCB[J]. IEICE transactions on electronics, 2006, 89(4): 551-559.

DOI: 10.1093/ietele/e89-c.4.551

Google Scholar

[6] Pajovic M, Yu J, Milojkovic D. Analysis of via capacitance in arbitrary multilayer PCBs[J]. Electromagnetic Compatibility, IEEE Transactions on, 2007, 49(3): 722-726.

DOI: 10.1109/temc.2007.902382

Google Scholar

[7] Zhang J, Chen Q B, Wang H, et al. Stub length prediction for back-drilled vias using a fast via tool[C]/Electrical Design of Advanced Packaging & Systems Symposium (EDAPS), 2010 IEEE. IEEE, 2010: 1-4.

DOI: 10.1109/edaps.2010.5683010

Google Scholar

[8] LaMeres B J, Kalkur T S. The effect of ground vias on changing signal layers in a multilayered PCB[J]. Opt Lett, 1994, 19(226): 268.

DOI: 10.1002/1098-2760(20010220)28:4<257::aid-mop1011>3.0.co;2-l

Google Scholar