A Method of Full Digital Clock Generation with Adjustable Frequency and Phase

Abstract:

In modern electronic systems, a reliable clock with precise frequency is a fundamental requirement. Moreover, the frequency and phase of the clock needs to be adjustable in some situations. So a method of full digital clock generation is proposed in this paper. Compared with other methods, it has two advantages: one is the capability of adjusting the frequency and phase on-line; the other is the high frequency precision. Experiment results show that this method can generate clock at 19.0484MHz, 19.0485MHz, 19.0486MHz with controlled phases, and the stability within 90 seconds is better than 0.05Hz.

• Periodical: Applied Mechanics and Materials (Volumes 599-601)
• Pages: 703-706
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.599-601.703
• Online since: August 2014
• Authors: Yan Nian Lou, Zhong He Jin, Chao Jie Zhang*
• Keywords: Clock Edge De-Jitter, Digital Clock Generation, Frequency Adjustment, Phase Shift

References

[1] Grelier, T., Guidotti, P. -Y., Delpech, M., Harr, J., Thevenet, J. -B., Leyre, X., Formation flying radio frequency instrument: First flight results from the PRISMA mission, Satellite Navigation Technologies and European Workshop on GNSS Signals and Signal Processing (NAVITEC), 2010 5th ESA Workshop on. 2010 1-8.

DOI: 10.1109/navitec.2010.5708059

[2] Romeiser, R, Current measurements by airborne along-trackInSAR: measuring technique and experimental results, Oceanic Engineering, IEEE Journal of. 2005 (30) 552 - 569.

DOI: 10.1109/joe.2005.857508

[3] Pohl, N., Jaeschke, T., Aufinger, K., An Ultra-Wideband 80 GHz FMCW Radar System Using a SiGe Bipolar Transceiver Chip Stabilized by a Fractional-N PLL Synthesizer, Microwave Theory and Techniques, IEEE Transactions on. 2012 (60) 757-765.

DOI: 10.1109/tmtt.2011.2180398

[4] Wang, P.Y., Zhan, J.H.C., Chang, H.H., A Digital Intensive Fractional-N PLL and All-Digital Self-Calibration Schemes, Solid-State Circuits, IEEE Journal of. 2009 (46) 2182 - 2192.

DOI: 10.1109/jssc.2009.2022304

[5] G. P. Ao, The Basic Principle and FPGA Implementation of NCO, Instrumentation, Measurement, Computer, Communication and Control (IMCCC), 2012 Second International Conference on. 2012 90-94.

DOI: 10.1109/imccc.2012.28

[6] Boerstler, D.W., A low-jitter PLL clock generator for microprocessors with lock range of 340-612 MHz, Solid-State Circuits, IEEE Journal of. 1999 (34) 513-519.

DOI: 10.1109/4.753684