The Research on Bus Scrambling Technology of Cipher SoC Chip

Abstract:

This paper provides a complete solution for bus security protection of cipher SoC chip from the technology of bus security protection. The structure has a scrambling transformation on the data bus of whole cipher chip with the word oriented stream cipher algorithm, and has a scrambling transformation on the address bus of memory cells especially the EFlash with more efficient Benes permutation network. Relative to the cipher SoC chip, the scrambling transformation is transparent and can ensure the security of information transferred on the bus, improve the efficiency of bus scrambling, reduce the area overhead at the same time.

• Periodical: Applied Mechanics and Materials (Volumes 602-605)
• Pages: 2590-2595
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.602-605.2590
• Online since: August 2014
• Authors: Ling Xiong*, Yang Su
• Keywords: Address Bus Scrambling, Cipher SoC Chip, Data Bus Scrambling, Remapping Mechanism, Synchronization Mechanism

References

[1] Fangyong Hou, Hongjun He, Nong Xiao, Fang Liu. Bus and memory protection through chain-generated and tree-verified IV for multiprocessor systems [J]. Future Generation Computer Systems. 2013: 901-912.

DOI: 10.1016/j.future.2012.03.016

[2] ZHANG Yi-wei, Wu Ke-ke, CHEN Jia-pei. Security Chip Memory Bus for Resisting Invasive Analysis[J]. Journal of Chinese Computer Systems, 4(33), 2012: 785-788.

[3] Best. R. M. Microprocessor for Executing Enciphered programs [P]. U. S. Patent No. 4 168 396. September 18, (1979).

[4] Richard Takahashi, Daniel N. Heer. Secure memory management unit for microprocessor [P]. U.S. Patent No. 5 825 878. October 20, (2005).

[5] Brant Candelore, Eric Sprunk. Secure processor with external memory using block chaining and block reordering [P]. U.S. Patent No. 6 0661 449. May 9, (2007).

[6] Dallas Semiconductor (Maxim) [EB/OL]. http: /WWW. maximic. com/Microcontrollers. cfm.

[7] XOM project [EB/OL]. http: /WWWW-vlsi. stanford. edu /~lie/xom. htm.

[8] Fangyong Hou, Hongjun He, et al. Efficient Encryption-Authentication of Shared Bus-Memory in SMP System [C]. 2010 10th IEEE International Conference on Computer and Information Technology. 2010: 871-876.

DOI: 10.1109/cit.2010.163

[9] Leglise P, Standaert F X, Rouvroy G, et al. Efficient implementation of recent stream ciphers on reconfigurable hardware devices [C]. 26th Symposium on Information Theory in the Benelux. 2005: 261-268.

[10] XIANG Nan, DAI Zi-bin, XU Jin-song. Reconfigurable System for Bit Permutation Based on BENES Network [J]. Computer Engineering. 22(33), 2007: 178-180.

DOI: 10.1109/icasic.2007.4415590

[11] G. Edward Suh, Charles W. O'Donnell, et al. Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions [C]. Computer Architecture. ISCA '05. 2005: 1023-1028.

DOI: 10.1109/isca.2005.22

[12] Qu Yin-jie. Design Principles of reconfigurable logic [D]. Beijing: University of Science and Technology of Beijing. 2003: 56-58.