The Design of Digital Filter Based on DSP Builder

Article Preview

Abstract:

This paper model digital FIR low-pass by using the Toolbox of the DSP Builder in MATLAB and convert to VHDL hardware description language, compile and simulation through QUARTUS II software automatically, download and verified by EPF10K20RC208-4.The design combine MATLAB software with FPGA hardware organic ally and completes the transplant of the FIR low-pass filter.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

2641-2644

Citation:

Online since:

August 2014

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] Stanley A. White . Application of Distributed Arithmetic to Digital Signal Processing: A tutorial Review , IEEE ASSP Magazine, July1989, P4-19.

DOI: 10.1109/53.29648

Google Scholar

[2] ATERA. Implement FIR filters in FLEX Devees. A-AN-037-00, www. altera. com.

Google Scholar

[3] Luo Chao xia , gao shu li. CPLD/FPGA design and application [M]. Beijing: people's posts and telecommunications press, July (2007).

Google Scholar

[4] Fu jia cai. EDA technology engineering practice [M]. Beijing: chemical industry press, March (2007).

Google Scholar

[5] Liu wan He Daojun Tan Ming. GPGA design and application [M]. Beijing: tsinghua university press, June (2006).

Google Scholar

[6] Wang Guo qiang. EDA technology and applications (second edition) [M]. Beijing: electronic industry press, in April (2007).

Google Scholar