Real-Time Multitasking Video Encoding Processing System of Multicore

Li Zhu; Yi Min Yang

doi:10.4028/www.scientific.net/AMM.66-68.2074

Paper Titles

Research on Automatic Digging Control and Algorithm of the Working Device of Skid Steer Loader
p.2046

Water Flow for Restricted Navigation in Shuifu Wharf on the Jinsha River
p.2055

KT5331AS0 and 45 Steel Milling Comparison of Surface Characteristics
p.2062

Function Module Based on FPGA System in Textile Machinery Control
p.2069

Real-Time Multitasking Video Encoding Processing System of Multicore
p.2074

Preparation of Zinc Diacrylate-Modified Montmorillonite/Rubber Nanocomposite with High Thermal Properties
p.2080

Study on the Acoustic Characteristics for a Novel Liquid-Conveying Pipeline Elbow Structure
p.2085

Research on a Flexible Friction Transmission
p.2089

Study on Interpolation of NC Based on VB
p.2092

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 66-68Real-Time Multitasking Video Encoding Processing...

Real-Time Multitasking Video Encoding Processing System of Multicore

Abstract:

This paper achieved the optimize which is based on the Series processors Produced by NVIDIA, such as Geforce, Tegra, Nexus and so on, and discussed the future development of the video image processor. Expounded the most popular DSP optimization techniques and objectives in the current, to optimized the design for the methods of the various papers available in existence. Based on the NVIDIA's series of products, specific discussed CUDA GPU architecture based on NVIDIA's products, raised the hardware and algorithms of the current most popular video encoding equipment, based on real practical technology to improve the transmission and encoding of multimedia data.

You might also be interested in these eBooks

Mechanical, Materials and Manufacturing Engineering

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 66-68)

Pages:

2074-2079

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.66-68.2074

Citation:

Cite this paper

Online since:

July 2011

Authors:

Li Zhu, Yi Min Yang

Keywords:

CUDA GPU Architecture, DSP Optimization, Multlecore Processor, Video Encoding

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Pau-Choo Chung, Chin-Wen Wu, and Yen-Lang Huang. A JPEG 2000 Error Resilience Method Using Uneven Block-Sized Information Included Markers. IEEE Transactions on Circuit and Systems for Video Technology. 2005. 15(3): 420-424.

DOI: 10.1109/tcsvt.2004.842612

Google Scholar

[2] M. Rabbani and R. Joshi. An overview of the JPEG 2000 still image compression standard. Signal Processing: Image Communication, 2002. 17(1): 3-48.

DOI: 10.1016/s0923-5965(01)00024-8

Google Scholar

[3] G. Core, S. Adachi, F. Kossentini. Optimal mode selection and synchronization for robust video communication over error prone networks. IEEE Journal on Selected Areas in Communications, 2000, 18(5): 952-965.

DOI: 10.1109/49.848249

Google Scholar

[4] Fang_hui Li, Fei Wang, Pei_guan He. TMS320C6000 TMS320C6000 DSP Theory and Application. Electronic Industry Press. (2003).

Google Scholar

[5] NVIDIA CUDA Compute Unified Device Architecture Reference Manual. 2008. 6.

Google Scholar

[6] Z. Chishti, M.D. powell, T.N. Vijaykumar. Optimizing Replication, Communication, and Capacity Allocation in CMP. In Proeeedings of the International Symposium on Computer Architecture, (2005).

DOI: 10.1109/isca.2005.39

Google Scholar

[7] D. Citron. MisSPECulation: Partial and misleading use of SPEC CPU 2000 in Computer architecture Conferenees. In Proceedings of the International Symposium on Computer architecture, (2005).

DOI: 10.1109/isca.2003.1206988

Google Scholar