p.762
p.767
p.771
p.775
p.783
p.787
p.791
p.795
p.799
A High Rate Parallel Operation Encryption Card Design Base on FPGA
Abstract:
A design of encryption cards controlling multiple cipher chips’ high-rate parallel operation based on FPGA is proposed in this paper. According to the design method, we can achieve that multiple encryption card operates encryption in parallel way, which can improve the encryption and decryption rate of the encryption card without enhancing the performance of encryption chip, moreover, increase the key generation rate and management level of the key management system.
Info:
Periodical:
Pages:
783-786
Citation:
Online since:
October 2014
Authors:
Keywords:
Price:
Сopyright:
© 2014 Trans Tech Publications Ltd. All Rights Reserved
Share:
Citation: