A High Rate Parallel Operation Encryption Card Design Base on FPGA

Article Preview

Abstract:

A design of encryption cards controlling multiple cipher chips’ high-rate parallel operation based on FPGA is proposed in this paper. According to the design method, we can achieve that multiple encryption card operates encryption in parallel way, which can improve the encryption and decryption rate of the encryption card without enhancing the performance of encryption chip, moreover, increase the key generation rate and management level of the key management system.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

783-786

Citation:

Online since:

October 2014

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Chen Jie, Jia Zhi-yuan , Design and Realization of Encryption Card Based on the Blade Encryption Sever, Science Technology and Project, 2009. 10, 9(19), 5898-5891.

Google Scholar

[2] Yan Yin-jian, Xu Jin-fu, Xu Jin-song, A Design of PCI Crypto Card base on FPGA, Application of Electronic Technique, 2007. 6, 51-54.

Google Scholar

[3] Su PengSheng, Wang Huan.: Technical Analysis of electric power System Equipments Condition Monitoring and Fault Diagnosis. Power Systems Automation, 2003, 27(1): 61-65.

Google Scholar

[4] Tan Xiao Gang, Xie Jian Feng. Design of Data Encryption card PCIJMC2000 Based on DSP. Computer Information[J], 2007, 23(10): 154-155.

Google Scholar

[5] ARBAUGH W, FARBER D, SMIT H J.: A Secure and Reliable Bootstrap Architecture / IEEE Symposium on Security and Privacy, 1997: 65-71.

DOI: 10.1109/secpri.1997.601317

Google Scholar