Image Acquisition System Design of Camera Based on FPGA

Article Preview

Abstract:

It designs an image acquisition system of the camera based on FPGA. It uses a CMOS image sensor as the sensitive chip and controls the timing of image collection by designing the FPGA. FPGA transfers captured image into a PC to display. It uses the I2C bus to initiate CMOS sensor. A problem of cross-clock is solved by asynchronous FIFO. By the ping-pong operation based on two SDRAM chips to solve the problem of high speed data cache. The FPGA chip communicates signal data with PC by Ethernet port. The experiment proved that the system is able to collect 2048×1536 resolution images in a speed of 12fps.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

836-839

Citation:

Online since:

October 2014

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Liu Song-lin, Ha Chang-liang, Hao Xiang-yang, Xi Qin: Line Scanner Camera's Imaging Model Based on machine Vision, edited by Journal of Zhengzhou Institute of Surveying and Mapping(2006).

Google Scholar

[2] Fei W, Zhijie W, Hong C: High-speed data acquisition system based on FPGA/SOPC , edited by Electronic Measurement & Instruments (2011).

DOI: 10.1109/icemi.2011.6037670

Google Scholar

[3] Xin Guangze, Hou Honglu, Li Fei, Qi Jingjing: Image collection system based on Camera link interface , edited by Foreign Electronic Measurement Technology (2014).

Google Scholar

[4] Zhao Peng, ShenTing-zhi, Shan Bao-tang: Micro UAV Remote Sensing System Design Based on CMOS Image Sensor, edited by Acta Photonica Sinica (2008).

Google Scholar

[5] Chen Biwei, Liang Zhiyi, Wang Yanxin, Pei Gaixia: Design of a High Speed Imaging System Based in FPGA , edited by Computer Measurement & Control (2012).

Google Scholar

[6] Yuan Xing, Wang Lin-lin, Wang Gui-hai, Chen Xin-hua: Realization of the video capture and network transmission system based on NiosII , edited by Computer Engineering and Design (2013).

Google Scholar

[7] Wang Zhi-ping, Yang Guo-wu, Li Xiao-yu: Implementation of Software Simulation for SST39VF040 NorFlash Chip , edited by Journal of Chinese Computer Systems (2011).

Google Scholar

[8] Edmund Fung: SoC interconnection bus designs using mixed-clock FIFO , edited by University of Alberta (2005).

Google Scholar