Pipeline and Wave Pipeline Based Comparative Analysis for FIR - Wallace Tree Multiplier for ECG Signal Denoising

Abstract:

Objective: Designing an effective multiplier assists in enhancing microprocessor system performance and complex digital signal processing. The main objective of this work is to design a 16 × 16 Wallace structure multiplier with a parallel prefix adder and evaluate the design's area, power performance, and utilization of resources using three distinct architectures: pipeline, wave pipeline, and hybrid pipeline. Methods: The 16 × 16 Wallace tree multiplier is designed using a parallel prefix adder in the Verilog HDL environment. The Wallace tree multiplier is integrated with a 3-tap FIR filter, and performances are evaluated through a distinct architecture by applying an ECG signal. It is suggested to use a hybrid wave-pipeline multiplier architecture to increase the Wallace tree multiplier's speed and reduce the delay. Delay optimization: In a hybrid pipelining system, the clock duration is relative to the maximum performance difference, whereas in a standard pipeline method, it is comparative to the greatest delay. In the hybrid pipeline multiplier, the last two rows of the partial products are added by parallel prefix adders (PPAs). To lower the delay, the hybrid multiplier uses the Han-Carlson adder for addition. Findings: The hybrid multiplier is executed in the FIR filter for ECG denoising in order to validate its performance. Xilinx ISE is used to synthesize the multiplier structures, whereas Verilog HDL is used for design. Comparing the suggested hybrid design to traditional pipelined designs, the outcome demonstrates that performance is increased while resource use and power optimization are reduced. Novelty: In this work, the hybrid pipeline approach has been applied to the existing Wallace multiplier architecture, and it offers better results in terms of power, area, and delay. The results indicate that the proposed hybrid design outperforms compared to traditional pipelined designs, achieving 48.83% improved delayed performance along with reduced resource usage and power consumption.

• Periodical: Applied Mechanics and Materials (Volume 926)
• Pages: 125-137
• DOI: https://doi.org/10.4028/p-QH1D9y
• Online since: April 2025
• Authors: Joghee Prasad*, A. Shirley Stevany Faryl, K. Rajeshwaran, G. Sekar
• Keywords: ECG, FIR Filter, Hybrid Pipelining, Parallel Prefix Adder, Wallace Tree Multiplier, Wave Pipelining

References

[1] Rao EJ, Ramanjaneyulu T, Kumar KJ, (2018), Advanced multiplier design and implementation using Hancarlson adder, International Conference on Intelligent and Innovative Computing Applications, IEEE explore.

DOI: 10.1109/ICONIC.2018.8601252

[2] Raju A, Sa S.K,(2017), Design and performance analysis of multipliers using Kogge stone adder, International conference on applied and theoretical computing and communication technology, IEEE explore.

DOI: 10.1109/ICATCCT.2017.8389113

[3] Ram GC, Rani DS, Balasaikesava B, Sindhuri KB, (2016), Design of delay efficient modified 16-bit Wallace multiplier. IEEE international conference on recent trends in electronics information communication technology, IEEE explore.

DOI: 10.1109/RTEICT.2016.7808163

[4] Yamini devi Ykuntam, Katta Pavani, Krishna Saladi,(2020), Design and analysis of High speed wallace tree multiplier using parallel prefix adders for VLSI circuit designs, 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT) IEEE explore.

DOI: 10.1109/ICCCNT49239.2020.9225404

[5] Prasad J, Geetha DM, Srinivasan K., (2019), Experimental setup of stretchable arid dry pad sensors for the signal acquisition fir filter design using Vedic approach, Measurement ,141, p.209–216.

DOI: 10.1016/j.measurement.2019.02.083

[6] R. Bala Sai Kesava,B. Lingeswara Rao, Bala sindhuri Kandula, N. Udaya Kumar, (2016), Low power and area efficient wallace tree multiplier using carry select adder with binary to excess-1 converter, Conference on advances in signal processing (CASP), IEEE explore.

DOI: 10.1109/CASP.2016.7746174

[7] Damarla Paradhasaradhi; M. Prashanthi; N Vivek, (2014), Modified wallace tree multiplier using efficient square root carry select adder, International Conference on Green Computing Communication and Electrical Engineering (ICGCCEE): IEEE explore.

DOI: 10.1109/ICGCCEE.2014.6922214

[8] G. Challa Ram; D. Sudha Rani, R. Balasaikesava; K. Bala Sindhuri, (2016), VLSI architecture for delay efficient 32-bit multiplier using Vedic mathematic sutras, IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), IEEE explore.

DOI: 10.1109/RTEICT.2016.7808160

[9] Prasad, Mohana Geetha, Srinivasan, (2017), Wave Pipelined 16×16 Vedic Multiplier. Advances in Natural and Applied Sciences,11, 5, pp.76-85.

[10] Keshab K. Parhi,(1999), VLSI Digital Signal Processing Systems: Design and Implementation., A Wiley Interscience publication.

[11] Suryanarayana B. Tatapudi. Jose Delgado-Frias, (2005), A Pipelined Multiplier Using A Hybrid Wave-Pipelining Scheme. International Conference on Computer Design

[12] G. Lakshminarayanan and B. Venkataraman, (2005), Optimization Techniques for FPGA-Based Wave-Pipelined DSP Blocks. IEEE transactions on very large-scale integration (vlsi) systems, 13 ,7, p.783 – 793.

DOI: 10.1109/TVLSI.2005.850086

[13] K. Sravan Kumar; Babak Yazdanpanah; P Rajesh Kumar, (2015), Removal of noise from electrocardiogram using digital FIR and IIR filters with various methods, International Conference on Communications and Signal Processing (ICCSP):. IEEE explore.

DOI: 10.1109/ICCSP.2015.7322780

[14] Challaram Grandhi, M. Venkata Subbarao, Girish Kumar Darisi, Sudheer Kumar Terlapu, (2022), FPGA Implementation of 16-Bit Wallace Multiplier Using HCA, Advances in Micro-Electronics, Embedded Systems and IoT. 1,pp.419-427.

DOI: 10.1007/978-981-16-8550-7_40

[15] J Prasad, M Vasim Babu , M Kasiselvanathan , K B Gurumoorthy,(2024), Pipelined and Wave Pipelined Approach Based Comparative Analysis for 16x16 Vedic Multiplier, Indian journal of science and technology, 17, 14, p.1381–1390.DOI:.

DOI: 10.17485/IJST/v17i14.3033